No changes between revisions
/Modules/Clock/CLKDIV01A/PCB/CLKDIV.pcb
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property
/Modules/Clock/CLKDIV01A/SCH/CLKDIV.DSN
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property
/Modules/Clock/CLKDIV01A/SCH/CLKDIV.asc
0,0 → 1,59
*PADS-PCB*
*PART*
C1 C-ELYT,10uF@ELYTB
C2 C,100nF@C0805
C3 C,100nF@C0805
C4 C,100nF@C0805
D1 D,M4@MELF
J1 SATA,JUMP7@SATA
J12 JUMP2X3,JUMP2X3@JUMP2X3
J13 JUMP2X2,JUMP2X2@JUMP2X2
J2 SATA,JUMP7@SATA
J3 SATA,JUMP7@SATA
J4 SATA,JUMP7@SATA
M1 PAD,HOLE_M3@HOLE_M3
M2 PAD,HOLE_M3@HOLE_M3
M3 PAD,HOLE_M3@HOLE_M3
M4 PAD,HOLE_M3@HOLE_M3
M5 FIDU_PASTE,FIDU_PASTE@FIDU_PASTE
M6 FIDU,FIDU@FIDU
R1 R,127@R0805
R2 R,127@R0805
R3 R,83@R0805
R4 R,83@R0805
U1 SO16_150,SY100S834L@SO16_150
 
*NET*
*SIGNAL* GND
J2.1 J2.4 J2.7 M2.1 D1.A M3.1 M4.1 J12.1
J12.2 J12.5 J12.6 C2.1 C1.C M1.1 C3.1 J1.1
J1.4 J1.7 R3.1 R4.1 C4.1 J3.1 J3.4 J3.7
J4.1 J4.4 J4.7 U1.9
*SIGNAL* N27272
J1.2 R3.2 R1.1 U1.15
*SIGNAL* N27304
J1.5 R4.2 R2.1 U1.10
*SIGNAL* N28535
C4.2 J13.1 J13.2 U1.11
*SIGNAL* N28645
J13.3 J13.4 U1.14
*SIGNAL* N29135
J3.3 U1.2
*SIGNAL* N29489
J3.2 U1.1
*SIGNAL* N29759
J4.5 U1.4
*SIGNAL* N29767
J4.6 U1.5
*SIGNAL* N29775
J4.2 U1.7
*SIGNAL* N29783
J4.3 U1.8
*SIGNAL* N30203
J2.2 U1.13
*SIGNAL* N30210
J2.3 U1.12
*SIGNAL* VCC
D1.C J12.3 J12.4 C2.2 C1.A C3.2 R2.2 R1.2
U1.3 U1.6 U1.16
*END*
/Modules/Clock/CLKDIV01A/SCH/CLKDIV.opj
0,0 → 1,99
(ExpressProject "CLKDIV"
(ProjectVersion "19981106")
(ProjectType "PCB")
(Folder "Design Resources"
(Folder "Library")
(NoModify)
(File ".\clkdiv.dsn"
(Type "Schematic Design"))
(BuildFileAddedOrDeleted "x")
(CompileFileAddedOrDeleted "x")
(DRC_Scope "0")
(DRC_Action "0")
(DRC_Create_Warnings "FALSE")
(DRC_View_Output "FALSE")
(DRC_Run_Electrical_Rules "TRUE")
(DRC_Run_Physical_Rules "FALSE")
(DRC_Report_File
"C:\USERS\KAKLIK\DOCUMENTS\MLAB\MODULES\CLOCK\CLKDIV01A\SCH\CLKDIV.DRC")
(DRC_Check_Ports "FALSE")
(DRC_Check_Off-Page_Connectors "FALSE")
(DRC_Report_Ports_and_Off-page_Connectors "FALSE")
(DRC_SDT_Compatibility "FALSE")
(DRC_Report_Off-grid_Objects "FALSE")
(DRC_Check_Unconnected_Nets "TRUE")
(DRC_Check_for_Misleading_TAP "FALSE")
(DRC_Report_Netnames "FALSE")
(DRC_Check_Single_Node_Nets "TRUE")
(DRC_Check_No_Driving_Source "TRUE")
(DRC_Check_Duplicate_NetNames "TRUE")
(DRC_Check_Floating_Pins "TRUE")
(DRC_Check_Physical_Power_Pins_Visibility "TRUE")
(DRC_Check_PCB_Footprint_Property "TRUE")
(DRC_Check_Normal_Convert_View_Sync "TRUE")
(DRC_Check_Incorrect_PinGroup_Assignment "TRUE")
(DRC_Check_High_Speed_Props_Syntax "TRUE")
(DRC_Check_Missing_Pin_Numbers "TRUE")
(DRC_Check_Device_With_No_Pins "TRUE")
(DRC_Check_Power_Ground_Short "TRUE")
(DRC_Identical_References "TRUE")
(DRC_Type_Mismatch "TRUE")
(DRC_Visible_Power_pins "FALSE")
(DRC_Report_Unused_Part_Packages "TRUE")
(DRC_Check_Name_Prop_For_HierBlocks "TRUE")
(Netlist_TAB "8")
(OTHER_Part_Value "{Value}")
(OTHER_Netlist_File "CLKDIV.asc")
(OTHER_Netlist_File2 "CLKDIV.CMP")
(OTHER_View_Output "FALSE")
(OTHER_View_Output2 "FALSE")
(OTHER_PCB_Footprint "{Device},{Value}@{PCB Footprint}")
(OTHER_Switch0 "FALSE")
(OTHER_Switch1 "FALSE")
(OTHER_Switch2 "FALSE")
(OTHER_Switch3 "FALSE")
(OTHER_Switch4 "FALSE")
(OTHER_Switch5 "FALSE")
(OTHER_Switch6 "FALSE")
(OTHER_Formatter "orPadspcb.dll"))
(Folder "Outputs"
(File ".\clkdiv.drc"
(Type "Report"))
(File ".\clkdiv.asc"
(Type "Report")))
(Folder "Referenced Projects")
(PartMRUSelector
(JUMP2X2_CON
(FullPartName "JUMP2X2_CON.Normal")
(LibraryName "C:\LIBRARY\ORCAD16X\JUMP.OLB")
(DeviceIndex "0"))
(SO16_150
(FullPartName "SO16_150.Normal")
(LibraryName "C:\LIBRARY\ORCAD16X\DECALES.OLB")
(DeviceIndex "0")))
(ISPCBBASICLICENSE "false")
(GlobalState
(FileView
(Path "Design Resources")
(Path "Design Resources" ".\clkdiv.dsn")
(Path "Design Resources" ".\clkdiv.dsn" "SCHEMATIC1")
(Path "Outputs")
(Select "Design Resources" ".\clkdiv.dsn" "SCHEMATIC1" "PAGE1"))
(HierarchyView)
(Doc
(Type "COrCapturePMDoc")
(Frame
(Placement "44 2 3 -1 -1 -8 -30 0 200 0 579"))
(Tab 0))
(Doc
(Type "COrSchematicDoc")
(Frame
(Placement "44 0 1 -1 -1 -8 -30 25 1582 25 642")
(Scroll "-157 8")
(Zoom "103")
(Occurrence "/"))
(Path
"C:\USERS\KAKLIK\DOCUMENTS\MLAB\MODULES\CLOCK\CLKDIV01A\SCH\CLKDIV.DSN")
(Schematic "SCHEMATIC1")
(Page "PAGE1")))
(MPSSessionName "kaklik"))