Subversion Repositories – MLAB

/Modules/ARM/STM32F10xRxT01A/SW @ 3084   →   /Modules/ARM/STM32F10xRxT01A/SW @ 3120

Compare Path:	Rev
With Path:	Rev

No changes between revisions

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/Win32/dfu-util-static.exe
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/Win32/flash.cmd
0,0 → 1,10
@echo off
echo "%1"
IF EXIST %1 (
dfu-util-static.exe -d 0483:df11 -a 0 -D %1 -s 0x8000000:leave
) ELSE (
echo usage: %0 file_to_flash.bin
)
ping 1.1.1.1 -n 1 -w 2000 > nul

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/Win32/zadig.exe
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/darwin-ppc/dfu-suffix
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/darwin-ppc/dfu-util
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/darwin-ppc/libusb-1.0.0.dylib
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/linux-armel/dfu-suffix
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/linux-armel/dfu-util
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/linux-i386/dfu-suffix
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/linux-i386/dfu-util
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/sample/STM32F107_mouse.bin
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/win32-mingw32/dfu-suffix.exe
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/win32-mingw32/dfu-util-static.exe
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/win32-mingw32/dfu-util.exe
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/USB_bootloader/win32-mingw32/libusb-1.0.dll
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/stm32flash
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:executable
+*
\ No newline at end of property
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/LED_Blink_Main.c
0,0 → 1,129
#include "stm32f10x_it.h"
GPIO_InitTypeDef GPIO_InitStructure;
ErrorStatus HSEStartUpStatus;
void RCC_Configuration(void);
void Delay(vu32 nCount);
void SystemInit()
{
/* Configure the system clocks */
RCC_Configuration();
/* NVIC Configuration */
// NVIC_Configuration();
/* Enable GPIOC clock */
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
/* Configure PC.4 as Output push-pull */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_5;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_Init(GPIOC, &GPIO_InitStructure);
/* Configure PC.4 as Output push-pull */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_8;
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
GPIO_Init(GPIOB, &GPIO_InitStructure);
}
int main(void)
{
while (1)
{
GPIO_SetBits(GPIOC, GPIO_Pin_5);
GPIO_ResetBits(GPIOC, GPIO_Pin_4);
GPIO_SetBits(GPIOB, GPIO_Pin_7);
GPIO_ResetBits(GPIOB, GPIO_Pin_8);
Delay(0xffFFFF);
GPIO_SetBits(GPIOC, GPIO_Pin_4);
GPIO_ResetBits(GPIOC, GPIO_Pin_5);
GPIO_SetBits(GPIOB, GPIO_Pin_8);
GPIO_ResetBits(GPIOB, GPIO_Pin_7);
Delay(0xffFFFF);
}
}
/*******************************************************************************
* Function Name : RCC_Configuration
* Description : Configures the different system clocks.
* Input : None
* Output : None
* Return : None
*******************************************************************************/
void RCC_Configuration(void)
{
/* RCC system reset(for debug purpose) */
RCC_DeInit();
/* Enable HSE */
RCC_HSEConfig(RCC_HSE_ON);
/* Wait till HSE is ready */
HSEStartUpStatus = RCC_WaitForHSEStartUp();
if(HSEStartUpStatus == SUCCESS)
{
/* Enable Prefetch Buffer */
// FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
/* Flash 2 wait state */
// FLASH_SetLatency(FLASH_Latency_2);
/* HCLK = SYSCLK */
RCC_HCLKConfig(RCC_SYSCLK_Div1);
/* PCLK2 = HCLK */
RCC_PCLK2Config(RCC_HCLK_Div1);
/* PCLK1 = HCLK/2 */
RCC_PCLK1Config(RCC_HCLK_Div2);
/* PLLCLK = 8MHz * 4 = 32 MHz */
RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_2);
/* Enable PLL */
RCC_PLLCmd(ENABLE);
/* Wait till PLL is ready */
while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
{
}
/* Select PLL as system clock source */
RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
/* Wait till PLL is used as system clock source */
while(RCC_GetSYSCLKSource() != 0x08)
{
}
}
}
/*******************************************************************************
* Function Name : Delay
* Description : Inserts a delay time.
* Input : nCount: specifies the delay time length.
* Output : None
* Return : None
*******************************************************************************/
void Delay(vu32 nCount)
{
for(; nCount != 0; nCount--);
}

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/bin/LED_Blink.bin
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/bin/LED_Blink.elf
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/bin/LED_Blink.hex
0,0 → 1,202
:020000040800F2
:1000000000500020CD0B0008450A0008490A0008EE
:100010004D0A0008510A0008550A000800000000B7
:10002000000000000000000000000000590A000865
:100030005D0A000800000000610A0008650A000867
:10004000110C0008110C0008110C0008110C00081C
:10005000110C0008110C0008110C0008110C00080C
:10006000110C0008110C0008110C0008110C0008FC
:10007000110C0008110C0008110C0008110C0008EC
:10008000110C0008110C0008110C0008110C0008DC
:10009000110C0008110C0008110C0008110C0008CC
:1000A000110C0008110C0008110C0008110C0008BC
:1000B000110C0008110C0008110C0008110C0008AC
:1000C000110C0008110C0008110C0008110C00089C
:1000D000110C0008110C0008110C0008110C00088C
:1000E000110C0008110C0008110C000800000000A1
:1000F0000000000000000000000000000000000000
:0C01000000000000000000005FF808F1A3
:10010C0040F21403C2F200031A780AB901201870E5
:10011C00704700BF40F21400C2F2000008B503683B
:10012C002BB140F20003C0F2000303B1984708BDA5
:10013C00CB7810B413F0100F18BF8A7803F00F0CA3
:10014C0018BF4CEA020C0A8812F0FF0F29D002F0FB
:10015C0001040168002C40F0258102F00204002CFF
:10016C0040F0FD8002F00404002C40F0098102F004
:10017C000804002C40F0AE8002F01004002C40F07B
:10018C00BA8002F02004002C40F0C68002F040043B
:10019C00002C40F0D28002F08004002C40F014813E
:1001AC000160FF2A20D902F480744168002C27D109
:1001BC0002F40074002C32D102F48064002C3DD186
:1001CC0002F40064002C48D102F48054002C53D16A
:1001DC0002F40054002C5ED102F48044002C69D14E
:1001EC0002F4004212B9416010BC7047282B6CF32A
:1001FC001F7108BF4261F6D0482B08BF0261F2E7BD
:10020C0021F00F01282B4CEA010108BF4461CFD02B
:10021C00482B08BF046102F40074002CCCD021F0F0
:10022C00F001282B41EA0C1108BF4461C4D0482BC3
:10023C0008BF046102F48064002CC1D021F4706109
:10024C00282B41EA0C2108BF4461B9D0482B08BFC8
:10025C00046102F40064002CB6D021F47041282B08
:10026C0041EA0C3108BF4461AED0482B08BF046191
:10027C0002F48054002CABD021F47021282B41EADD
:10028C000C4108BF4461A3D0482B08BF046102F4A1
:10029C000054002CA0D021F47001282B41EA0C5101
:1002AC0008BF446198D0482B08BF046102F4804415
:1002BC00002C95D021F07061282B41EA0C6108BF0D
:1002CC0044618DD0482B02F4004208BF0461002A1F
:1002DC0089D08BE721F47041282B41EA0C3108BFFF
:1002EC0044613FF449AF482B08BF046102F010048D
:1002FC00002C3FF446AF21F47021282B41EA0C412D
:10030C0008BF44613FF43DAF482B08BF046102F0C5
:10031C002004002C3FF43AAF21F47001282B41EA61
:10032C000C5108BF44613FF431AF482B08BF046146
:10033C0002F04004002C3FF42EAF21F07061282B0A
:10034C0041EA0C6108BF44613FF425AF482B08BF5C
:10035C00046102F08004002C3FF422AF34E021F061
:10036C00F001282B41EA0C1108BF44613FF4FAAEAE
:10037C00482B08BF046102F00404002C3FF4F7AED4
:10038C0021F47061282B41EA0C2108BF44613FF431
:10039C00EEAE482B08BF046102F00804002C3FF4B9
:1003AC00EBAE97E721F00F01282B4CEA010108BFB7
:1003BC0044613FF4D2AE482B08BF046102F0020442
:1003CC00002C3FF4CFAECAE7282B6CF31F7108BF8B
:1003DC0044613FF4E5AE482B08BF0461E0E600BF82
:1003EC00042202214FF0FF33C270817003807047EA
:1003FC00836819420CBF002001207047806880B2CE
:10040C00704700BFC36819420CBF00200120704721
:10041C00C06880B2704700BF01617047416170478E
:10042C000AB9416170470161704700BFC1607047F4
:10043C0041F480338361816183618369836970478F
:10044C0040F20002C4F2010210B44FF6807314683B
:10045C00C0F2000304EA030C41EA001141EA0C0368
:10046C00136010BC704700BF40F21C03C4F2202381
:10047C001860704740F200030028C4F20103B4BFB7
:10048C00DA695A6800F44013B3F5401F10B41FFA30
:10049C0080FC25D010F4801F19D0C0F30343032433
:1004AC0014FA03F322EA030242F0706229B1430DFD
:1004BC0019010CFA01FC42EA0C02002840F200007F
:1004CC00C4F20100B4BFC261426010BC7047430D5E
:1004DC001B010CFA03F322EA030242F07062E5E717
:1004EC0040F20003C4F201035C6822F0706224F055
:1004FC0070645C60DAE700BF01F0030310B40F22F4
:10050C009C00A24010FA04F3890840F20004C4F2E3
:10051C000104023154F8210020EA020244F821209F
:10052C0054F82120134344F8213010BC704700BF0D
:10053C0040F2DC03C4F2202318607047012001460E
:10054C0010B500F00BFA01200021BDE8104000F0BE
:10055C0005BA00BF40F60003C4F20103984210B57F
:10056C0030D040F60041C4F20101884234D041F24F
:10057C000002C4F20102904238D041F2004CC4F2A5
:10058C00010C60453CD041F60003C4F201039842D3
:10059C0040D041F60041C4F20101884244D042F2FD
:1005AC000002C4F20102904200D010BD01214FF4B0
:1005BC00807000F0D3F94FF480700021BDE810403A
:1005CC0000F0CCB90420012100F0C8F9042000216E
:1005DC00BDE8104000F0C2B90820012100F0BEF9BE
:1005EC0008200021BDE8104000F0B8B9102001210E
:1005FC0000F0B4F910200021BDE8104000F0AEB9B5
:10060C002020012100F0AAF920200021BDE8104093
:10061C0000F0A4B94020012100F0A0F940200021F5
:10062C00BDE8104000F09AB98020012100F096F945
:10063C0080200021BDE8104000F090B941F2000389
:10064C00C4F20203186840F2000C40F001021A6078
:10065C005968CFF6FF0C01EA0C0058601A6822F0BA
:10066C00847C2CF480311960186820F480221A6084
:10067C0059684FF41F0221F4FE0058609A607047CD
:10068C0041F20003C4F202031968B0F5803F21F473
:10069C0080321A60196821F480221A6007D0B0F5F4
:1006AC00802F03D1186840F4A021196070471A6894
:1006BC0042F480301860704782B041F20001002390
:1006CC000193C4F202010A680198431C019301983A
:1006DC00B0F5A06F02D012F4003FF4D041F200024A
:1006EC00C4F202021168C1F3404002B0704700BF6F
:1006FC0041F20003C4F202031A6822F0F80141EA45
:10070C00C0021A60704700BF40F20003C4F24223DB
:10071C001860704741F20003C4F202035A6822F4D5
:10072C007C1C40EA0C020A435A60704740F260039A
:10073C00C4F242231860704741F20003C4F2020372
:10074C005A6822F0030140EA01025A60704700BF68
:10075C0041F20003C4F20203586800F00C00704729
:10076C0041F20003C4F202035A6822F0F00140EA9D
:10077C0001025A60704700BF41F20003C4F2020349
:10078C005A6822F4E06140EA01025A60704700BFE7
:10079C0041F20003C4F202035A6822F4605141EAA8
:1007AC00C0025A60704700BF49B941F20901C4F256
:1007BC00020191F800C02CEA00000870704741F269
:1007CC000903C4F202031A7810431870704700BF73
:1007DC0040F2D803C4F242231860704741F2000380
:1007EC00C4F202035A6822F4404140EA01025A6002
:1007FC00704700BF41F220030022C4F2020301281B
:10080C001A701A7004D0042801D105201870704792
:10081C001870704740F28043C4F24223186070474E
:10082C0041F20003C4F20203196A40EA01021A629F
:10083C00704700BF40F23C43C4F24223186070473B
:10084C0041F20003C4F202035A6810B402F00C0225
:10085C00042A01D0082A2ED041F20021C0F27A01DC
:10086C00016041F20002C4F20202546840F200033B
:10087C00C2F20003C4F3031C13F80CC021FA0CF1F0
:10088C0041605468C4F3022C13F80C4031FA04F4A0
:10089C0084605468C4F3C22C13F80CC021FA0CF118
:1008AC00C1605268C2F38132D3181A7CB1FBF2F1E9
:1008BC00016110BC70475A685C68C2F38341023115
:1008CC0014F4803F0BD05B6813F4003F07D141F266
:1008DC000024C0F27A0404FB01F10160C1E740F688
:1008EC00001CC0F23D0C0CFB01F10160B9E700BF2C
:1008FC0041B941F20001C4F202014B6923EA000044
:10090C004861704741F20003C4F202035A69104374
:10091C005861704741B941F20001C4F202018B6980
:10092C0023EA00008861704741F20003C4F202031D
:10093C009A6910439861704741B941F20001C4F2C1
:10094C000201CB6923EA0000C861704741F2000341
:10095C00C4F20203DA691043D861704741B941F21D
:10096C000001C4F20201CB6823EA0000C8607047A2
:10097C0041F20003C4F20203DA681043D8607047F6
:10098C0041B941F20001C4F202010B6923EA0000F3
:10099C000861704741F20003C4F202031A69104364
:1009AC001861704740F24043C4F24223186070470C
:1009BC0040F24C03C4F242231860704741F2070323
:1009CC00C4F20203187070474309012B0ED0022B9E
:1009DC0041F20003C4F202030CBF1B6A5B6A00F015
:1009EC001F0133FA01F000F00100704741F20003DF
:1009FC00C4F202031B6800F01F0133FA01F000F08F
:100A0C000100704741F20003C4F20203586A40F03F
:100A1C0080725A62704700BF41F20001C4F20201B9
:100A2C008B6818420CBF00200120704741F20A036A
:100A3C00C4F2020318707047704700BFFEE700BF96
:100A4C00FEE700BFFEE700BFFEE700BF704700BF38
:100A5C00704700BF704700BF704700BF82B0019065
:100A6C00019B2BB1019A511E019101980028F9D1DB
:100A7C0002B0704710B5FFF7E1FD4FF48030FFF77F
:100A8C00FFFDFFF719FE40F21803C2F20003012824
:100A9C000446187000D010BD0020FFF761FE002046
:100AAC00FFF776FE4FF48060FFF766FE4FF4803060
:100ABC000021FFF72FFE2046FFF738FE3920FFF705
:100ACC0083FF0028FAD00220FFF736FEFFF740FE26
:100ADC000828FBD110BD00BF08B541F20000C4F2DC
:100AEC0001002021FFF798FC41F20000C4F2010044
:100AFC001021FFF793FC40F60040C4F20100802166
:100B0C00FFF78AFC40F60040C4F201004FF48071FC
:100B1C00FFF784FC4FF6FE73C0F2FF03023BFDD1DE
:100B2C0041F20000C4F201001021FFF775FC41F204
:100B3C000000C4F201002021FFF770FC40F60040D9
:100B4C00C4F201004FF48071FFF766FC40F60040E0
:100B5C00C4F201008021FFF761FC4FF6FE73C0F276
:100B6C00FF03023BB9D0FCE770B5FFF783FF102001
:100B7C000121FFF7CFFE40F21C0408200121FFF7F2
:100B8C00C9FEC2F2000441F20000012610252146E4
:100B9C004FF03002C4F201002280A670E570FFF71E
:100BAC00C7FA40F600404FF4C073C4F2010021466E
:100BBC00A670E5702380BDE87040FFF7B9BA00BF9E
:100BCC00002103E00A4B5B584350043109480A4B9F
:100BDC0042189A42F6D3094A02E0002342F8043B39
:100BEC00074B9A42F9D3FFF7BFFFFFF775FF70472A
:100BFC00340C000800000020140000201400002019
:100C0C0020000020FEE70000F8B500BFF8BC08BCCF
:100C1C009E467047F8B500BFF8BC08BC9E467047AE
:040C2C00210100089A
:040C30000D010008AA
:100C3400000000000102030401020304060708097E
:040C44000204060898
:0400000508000BCD17
:00000001FF

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/obj/LED_Blink_Main.o
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/obj/lib/stm32f10x_gpio.o
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/obj/lib/stm32f10x_rcc.o
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/obj/startup_stm32f10x_md.o
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/obj/stm32f10x_it.o
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/LED_Blink.cbp
0,0 → 1,96
<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
<CodeBlocks_project_file>
<FileVersion major="1" minor="6" />
<Project>
<Option title="LED_Blink" />
<Option makefile="makefile" />
<Option pch_mode="2" />
<Option compiler="arm_codesourcery" />
<Build>
<Target title="Release">
<Option output="bin\LED_Blink.elf" prefix_auto="0" extension_auto="0" />
<Option working_dir="" />
<Option object_output="obj\" />
<Option type="5" />
<Option compiler="arm_codesourcery" />
<Compiler>
<Add option="-O2" />
<Add option="-Wall" />
</Compiler>
<Linker>
<Add option="-s" />
</Linker>
</Target>
<Target title="Debug">
<Option output="bin\LED_Blink.elf" prefix_auto="0" extension_auto="0" />
<Option working_dir="" />
<Option object_output="obj\" />
<Option type="5" />
<Option compiler="arm_codesourcery" />
<Compiler>
<Add option="-Wall" />
<Add option="-g" />
</Compiler>
</Target>
<Environment>
<Variable name="VSPROG_DEV" value="stm32_md" />
<Variable name="ARMDEVICE" value="STM32_Med-density_128K" />
<Variable name="DEST_ADDR" value="0x08000000" />
</Environment>
</Build>
<Compiler>
<Add option="-O2" />
<Add option="-Wall" />
<Add option="-mcpu=cortex-m3 -mthumb -g" />
<Add option="-DSTM32F10X_MD" />
<Add option="-DUSE_STDPERIPH_DRIVER" />
<Add option="-DUSE_STM32_DISCOVERY" />
<Add directory="." />
<Add directory=".\lib" />
</Compiler>
<Linker>
<Add option="-mcpu=cortex-m3 -mthumb" />
<Add option="-T stm32_128K_20K.ld" />
<Add option="-Wl,--gc-sections,-Map=$(TARGET_OBJECT_DIR)$(TARGET_OUTPUT_BASENAME).map,-cref,-u,Reset_Handler" />
<Add directory="." />
<Add directory=".\lib" />
</Linker>
<ExtraCommands>
<Add after="arm-none-eabi-objcopy -O ihex $(TARGET_OUTPUT_FILE) $(TARGET_OUTPUT_DIR)$(TARGET_OUTPUT_BASENAME).hex" />
<Add after="arm-none-eabi-objcopy -O binary $(TARGET_OUTPUT_FILE) $(TARGET_OUTPUT_DIR)$(TARGET_OUTPUT_BASENAME).bin" />
<Add after="arm-none-eabi-objdump -h -w $(TARGET_OUTPUT_FILE)" />
<Add after='cmd /c arm-none-eabi-objdump -h -S $(TARGET_OUTPUT_FILE) &gt; $(TARGET_OUTPUT_FILE).lss&quot;' />
<Mode after="always" />
</ExtraCommands>
<Unit filename="LED_Blink_Main.c">
<Option compilerVar="CC" />
</Unit>
<Unit filename="lib\stm32f10x_gpio.c">
<Option compilerVar="CC" />
</Unit>
<Unit filename="lib\stm32f10x_rcc.c">
<Option compilerVar="CC" />
</Unit>
<Unit filename="startup_stm32f10x_md.s" />
<Unit filename="stm32f10x_conf.h" />
<Unit filename="stm32f10x_it.c">
<Option compilerVar="CC" />
</Unit>
<Extensions>
<code_completion />
<envvars />
<debugger>
<remote_debugging>
<options conn_type="0" serial_baud="115200" ip_address="127.0.0.1" ip_port="3333" />
</remote_debugging>
<remote_debugging target="Release">
<options conn_type="0" serial_baud="115200" ip_address="127.0.0.1" ip_port="3333" />
</remote_debugging>
<remote_debugging target="Debug">
<options conn_type="0" serial_baud="115200" ip_address="127.0.0.1" ip_port="3333" />
</remote_debugging>
</debugger>
<lib_finder disable_auto="1" />
</Extensions>
</Project>
</CodeBlocks_project_file>

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/definitions.h
0,0 → 1,43
//
// definitions.h - Include file for general definitions
//
#ifndef _DEFINITIONS_H_
#define _DEFINITIONS_H_
#include "common.h"
#include <STM32F_Common.h>
extern vu32 g_nFlags;
#define g_flgTimerReady (*((vu32*)BITBAND_SRAM(&g_nFlags, 0)))
//**********************************************************
//Definitions for STM32F_Common module - clock subsystem
#define RCC_USE_HCE
#define SET_FLASH_Latency (FLASH_Latency_2 | FLASH_PrefetchBuffer_Enable)
#define CLK_Config
#define AHB_CLK_Div RCC_SYSCLK_Div1
#define APB1_CLK_Div RCC_HCLK_Div2
#define APB2_CLK_Div RCC_HCLK_Div1
#define RCC_USE_PLL
#define RCC_PLL_MUL RCC_PLLMul_9
#define RCC_PLL_DIV RCC_PLLSource_HSE_Div1
//**********************************************************
//Definitions for Timer module
#define SYSTEM_CLOCK 72000000
#define SYS_CLOCK_DIV8
// 0x15F90 = 90000 = 72000000 / 8 / 100 ~ 10 msec
// 0x0EA60 = 60000 = 48000000 / 8 / 100 ~ 10 msec
// 0x07530 = 30000 = 24000000 / 8 / 100 ~ 10 msec
// 0x02710 = 10000 = 08000000 / 8 / 100 ~ 10 msec
#define CounterPreset 0x15F90
#define NumOfTimers 8
//#define _USE_DELAY_US_
#endif

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/core_cm3.c
0,0 → 1,784
/**************************************************************************//**
* @file core_cm3.c
* @brief CMSIS Cortex-M3 Core Peripheral Access Layer Source File
* @version V1.30
* @date 30. October 2009
*
* @note
* Copyright (C) 2009 ARM Limited. All rights reserved.
*
* @par
* ARM Limited (ARM) is supplying this software for use with Cortex-M
* processor based microcontrollers. This file can be freely distributed
* within development tools that are supporting such ARM based processors.
*
* @par
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
*
******************************************************************************/
#include <stdint.h>
/* define compiler specific symbols */
#if defined ( __CC_ARM )
#define __ASM __asm /*!< asm keyword for ARM Compiler */
#define __INLINE __inline /*!< inline keyword for ARM Compiler */
#elif defined ( __ICCARM__ )
#define __ASM __asm /*!< asm keyword for IAR Compiler */
#define __INLINE inline /*!< inline keyword for IAR Compiler. Only avaiable in High optimization mode! */
#elif defined ( __GNUC__ )
#define __ASM __asm /*!< asm keyword for GNU Compiler */
#define __INLINE inline /*!< inline keyword for GNU Compiler */
#elif defined ( __TASKING__ )
#define __ASM __asm /*!< asm keyword for TASKING Compiler */
#define __INLINE inline /*!< inline keyword for TASKING Compiler */
#endif
/* ################### Compiler specific Intrinsics ########################### */
#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
/* ARM armcc specific functions */
/**
* @brief Return the Process Stack Pointer
*
* @return ProcessStackPointer
*
* Return the actual process stack pointer
*/
__ASM uint32_t __get_PSP(void)
{
mrs r0, psp
bx lr
}
/**
* @brief Set the Process Stack Pointer
*
* @param topOfProcStack Process Stack Pointer
*
* Assign the value ProcessStackPointer to the MSP
* (process stack pointer) Cortex processor register
*/
__ASM void __set_PSP(uint32_t topOfProcStack)
{
msr psp, r0
bx lr
}
/**
* @brief Return the Main Stack Pointer
*
* @return Main Stack Pointer
*
* Return the current value of the MSP (main stack pointer)
* Cortex processor register
*/
__ASM uint32_t __get_MSP(void)
{
mrs r0, msp
bx lr
}
/**
* @brief Set the Main Stack Pointer
*
* @param topOfMainStack Main Stack Pointer
*
* Assign the value mainStackPointer to the MSP
* (main stack pointer) Cortex processor register
*/
__ASM void __set_MSP(uint32_t mainStackPointer)
{
msr msp, r0
bx lr
}
/**
* @brief Reverse byte order in unsigned short value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in unsigned short value
*/
__ASM uint32_t __REV16(uint16_t value)
{
rev16 r0, r0
bx lr
}
/**
* @brief Reverse byte order in signed short value with sign extension to integer
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in signed short value with sign extension to integer
*/
__ASM int32_t __REVSH(int16_t value)
{
revsh r0, r0
bx lr
}
#if (__ARMCC_VERSION < 400000)
/**
* @brief Remove the exclusive lock created by ldrex
*
* Removes the exclusive lock which is created by ldrex.
*/
__ASM void __CLREX(void)
{
clrex
}
/**
* @brief Return the Base Priority value
*
* @return BasePriority
*
* Return the content of the base priority register
*/
__ASM uint32_t __get_BASEPRI(void)
{
mrs r0, basepri
bx lr
}
/**
* @brief Set the Base Priority value
*
* @param basePri BasePriority
*
* Set the base priority register
*/
__ASM void __set_BASEPRI(uint32_t basePri)
{
msr basepri, r0
bx lr
}
/**
* @brief Return the Priority Mask value
*
* @return PriMask
*
* Return state of the priority mask bit from the priority mask register
*/
__ASM uint32_t __get_PRIMASK(void)
{
mrs r0, primask
bx lr
}
/**
* @brief Set the Priority Mask value
*
* @param priMask PriMask
*
* Set the priority mask bit in the priority mask register
*/
__ASM void __set_PRIMASK(uint32_t priMask)
{
msr primask, r0
bx lr
}
/**
* @brief Return the Fault Mask value
*
* @return FaultMask
*
* Return the content of the fault mask register
*/
__ASM uint32_t __get_FAULTMASK(void)
{
mrs r0, faultmask
bx lr
}
/**
* @brief Set the Fault Mask value
*
* @param faultMask faultMask value
*
* Set the fault mask register
*/
__ASM void __set_FAULTMASK(uint32_t faultMask)
{
msr faultmask, r0
bx lr
}
/**
* @brief Return the Control Register value
*
* @return Control value
*
* Return the content of the control register
*/
__ASM uint32_t __get_CONTROL(void)
{
mrs r0, control
bx lr
}
/**
* @brief Set the Control Register value
*
* @param control Control value
*
* Set the control register
*/
__ASM void __set_CONTROL(uint32_t control)
{
msr control, r0
bx lr
}
#endif /* __ARMCC_VERSION */
#elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
/* IAR iccarm specific functions */
#pragma diag_suppress=Pe940
/**
* @brief Return the Process Stack Pointer
*
* @return ProcessStackPointer
*
* Return the actual process stack pointer
*/
uint32_t __get_PSP(void)
{
__ASM("mrs r0, psp");
__ASM("bx lr");
}
/**
* @brief Set the Process Stack Pointer
*
* @param topOfProcStack Process Stack Pointer
*
* Assign the value ProcessStackPointer to the MSP
* (process stack pointer) Cortex processor register
*/
void __set_PSP(uint32_t topOfProcStack)
{
__ASM("msr psp, r0");
__ASM("bx lr");
}
/**
* @brief Return the Main Stack Pointer
*
* @return Main Stack Pointer
*
* Return the current value of the MSP (main stack pointer)
* Cortex processor register
*/
uint32_t __get_MSP(void)
{
__ASM("mrs r0, msp");
__ASM("bx lr");
}
/**
* @brief Set the Main Stack Pointer
*
* @param topOfMainStack Main Stack Pointer
*
* Assign the value mainStackPointer to the MSP
* (main stack pointer) Cortex processor register
*/
void __set_MSP(uint32_t topOfMainStack)
{
__ASM("msr msp, r0");
__ASM("bx lr");
}
/**
* @brief Reverse byte order in unsigned short value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in unsigned short value
*/
uint32_t __REV16(uint16_t value)
{
__ASM("rev16 r0, r0");
__ASM("bx lr");
}
/**
* @brief Reverse bit order of value
*
* @param value value to reverse
* @return reversed value
*
* Reverse bit order of value
*/
uint32_t __RBIT(uint32_t value)
{
__ASM("rbit r0, r0");
__ASM("bx lr");
}
/**
* @brief LDR Exclusive (8 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 8 bit values)
*/
uint8_t __LDREXB(uint8_t *addr)
{
__ASM("ldrexb r0, [r0]");
__ASM("bx lr");
}
/**
* @brief LDR Exclusive (16 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 16 bit values
*/
uint16_t __LDREXH(uint16_t *addr)
{
__ASM("ldrexh r0, [r0]");
__ASM("bx lr");
}
/**
* @brief LDR Exclusive (32 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 32 bit values
*/
uint32_t __LDREXW(uint32_t *addr)
{
__ASM("ldrex r0, [r0]");
__ASM("bx lr");
}
/**
* @brief STR Exclusive (8 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 8 bit values
*/
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
__ASM("strexb r0, r0, [r1]");
__ASM("bx lr");
}
/**
* @brief STR Exclusive (16 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 16 bit values
*/
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
__ASM("strexh r0, r0, [r1]");
__ASM("bx lr");
}
/**
* @brief STR Exclusive (32 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 32 bit values
*/
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
__ASM("strex r0, r0, [r1]");
__ASM("bx lr");
}
#pragma diag_default=Pe940
#elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
/* GNU gcc specific functions */
/**
* @brief Return the Process Stack Pointer
*
* @return ProcessStackPointer
*
* Return the actual process stack pointer
*/
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
uint32_t result=0;
__ASM volatile ("MRS %0, psp\n\t"
"MOV r0, %0 \n\t"
"BX lr \n\t" : "=r" (result) );
return(result);
}
/**
* @brief Set the Process Stack Pointer
*
* @param topOfProcStack Process Stack Pointer
*
* Assign the value ProcessStackPointer to the MSP
* (process stack pointer) Cortex processor register
*/
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
__ASM volatile ("MSR psp, %0\n\t"
"BX lr \n\t" : : "r" (topOfProcStack) );
}
/**
* @brief Return the Main Stack Pointer
*
* @return Main Stack Pointer
*
* Return the current value of the MSP (main stack pointer)
* Cortex processor register
*/
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
uint32_t result=0;
__ASM volatile ("MRS %0, msp\n\t"
"MOV r0, %0 \n\t"
"BX lr \n\t" : "=r" (result) );
return(result);
}
/**
* @brief Set the Main Stack Pointer
*
* @param topOfMainStack Main Stack Pointer
*
* Assign the value mainStackPointer to the MSP
* (main stack pointer) Cortex processor register
*/
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
__ASM volatile ("MSR msp, %0\n\t"
"BX lr \n\t" : : "r" (topOfMainStack) );
}
/**
* @brief Return the Base Priority value
*
* @return BasePriority
*
* Return the content of the base priority register
*/
uint32_t __get_BASEPRI(void)
{
uint32_t result=0;
__ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
return(result);
}
/**
* @brief Set the Base Priority value
*
* @param basePri BasePriority
*
* Set the base priority register
*/
void __set_BASEPRI(uint32_t value)
{
__ASM volatile ("MSR basepri, %0" : : "r" (value) );
}
/**
* @brief Return the Priority Mask value
*
* @return PriMask
*
* Return state of the priority mask bit from the priority mask register
*/
uint32_t __get_PRIMASK(void)
{
uint32_t result=0;
__ASM volatile ("MRS %0, primask" : "=r" (result) );
return(result);
}
/**
* @brief Set the Priority Mask value
*
* @param priMask PriMask
*
* Set the priority mask bit in the priority mask register
*/
void __set_PRIMASK(uint32_t priMask)
{
__ASM volatile ("MSR primask, %0" : : "r" (priMask) );
}
/**
* @brief Return the Fault Mask value
*
* @return FaultMask
*
* Return the content of the fault mask register
*/
uint32_t __get_FAULTMASK(void)
{
uint32_t result=0;
__ASM volatile ("MRS %0, faultmask" : "=r" (result) );
return(result);
}
/**
* @brief Set the Fault Mask value
*
* @param faultMask faultMask value
*
* Set the fault mask register
*/
void __set_FAULTMASK(uint32_t faultMask)
{
__ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
}
/**
* @brief Return the Control Register value
*
* @return Control value
*
* Return the content of the control register
*/
uint32_t __get_CONTROL(void)
{
uint32_t result=0;
__ASM volatile ("MRS %0, control" : "=r" (result) );
return(result);
}
/**
* @brief Set the Control Register value
*
* @param control Control value
*
* Set the control register
*/
void __set_CONTROL(uint32_t control)
{
__ASM volatile ("MSR control, %0" : : "r" (control) );
}
/**
* @brief Reverse byte order in integer value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in integer value
*/
uint32_t __REV(uint32_t value)
{
uint32_t result=0;
__ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
return(result);
}
/**
* @brief Reverse byte order in unsigned short value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in unsigned short value
*/
uint32_t __REV16(uint16_t value)
{
uint32_t result=0;
__ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
return(result);
}
/**
* @brief Reverse byte order in signed short value with sign extension to integer
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in signed short value with sign extension to integer
*/
int32_t __REVSH(int16_t value)
{
uint32_t result=0;
__ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
return(result);
}
/**
* @brief Reverse bit order of value
*
* @param value value to reverse
* @return reversed value
*
* Reverse bit order of value
*/
uint32_t __RBIT(uint32_t value)
{
uint32_t result=0;
__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
return(result);
}
/**
* @brief LDR Exclusive (8 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 8 bit value
*/
uint8_t __LDREXB(uint8_t *addr)
{
uint8_t result=0;
__ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
return(result);
}
/**
* @brief LDR Exclusive (16 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 16 bit values
*/
uint16_t __LDREXH(uint16_t *addr)
{
uint16_t result=0;
__ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
return(result);
}
/**
* @brief LDR Exclusive (32 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 32 bit values
*/
uint32_t __LDREXW(uint32_t *addr)
{
uint32_t result=0;
__ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
return(result);
}
/**
* @brief STR Exclusive (8 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 8 bit values
*/
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
uint32_t result=0;
__ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
return(result);
}
/**
* @brief STR Exclusive (16 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 16 bit values
*/
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
uint32_t result=0;
__ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
return(result);
}
/**
* @brief STR Exclusive (32 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 32 bit values
*/
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
uint32_t result=0;
__ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
return(result);
}
#elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
/* TASKING carm specific functions */
/*
* The CMSIS functions have been implemented as intrinsics in the compiler.
* Please use "carm -?i" to get an up to date list of all instrinsics,
* Including the CMSIS ones.
*/
#endif

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/core_cm3.h
0,0 → 1,1818
/**************************************************************************//**
* @file core_cm3.h
* @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File
* @version V1.30
* @date 30. October 2009
*
* @note
* Copyright (C) 2009 ARM Limited. All rights reserved.
*
* @par
* ARM Limited (ARM) is supplying this software for use with Cortex-M
* processor based microcontrollers. This file can be freely distributed
* within development tools that are supporting such ARM based processors.
*
* @par
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
*
******************************************************************************/
#ifndef __CM3_CORE_H__
#define __CM3_CORE_H__
/** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
*
* List of Lint messages which will be suppressed and not shown:
* - Error 10: \n
* register uint32_t __regBasePri __asm("basepri"); \n
* Error 10: Expecting ';'
* .
* - Error 530: \n
* return(__regBasePri); \n
* Warning 530: Symbol '__regBasePri' (line 264) not initialized
* .
* - Error 550: \n
* __regBasePri = (basePri & 0x1ff); \n
* Warning 550: Symbol '__regBasePri' (line 271) not accessed
* .
* - Error 754: \n
* uint32_t RESERVED0[24]; \n
* Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h) not referenced
* .
* - Error 750: \n
* #define __CM3_CORE_H__ \n
* Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
* .
* - Error 528: \n
* static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
* Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not referenced
* .
* - Error 751: \n
* } InterruptType_Type; \n
* Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
* .
* Note: To re-enable a Message, insert a space before 'lint' *
*
*/
/*lint -save */
/*lint -e10 */
/*lint -e530 */
/*lint -e550 */
/*lint -e754 */
/*lint -e750 */
/*lint -e528 */
/*lint -e751 */
/** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
This file defines all structures and symbols for CMSIS core:
- CMSIS version number
- Cortex-M core registers and bitfields
- Cortex-M core peripheral base address
@{
*/
#ifdef __cplusplus
extern "C" {
#endif
#define __CM3_CMSIS_VERSION_MAIN (0x01) /*!< [31:16] CMSIS HAL main version */
#define __CM3_CMSIS_VERSION_SUB (0x30) /*!< [15:0] CMSIS HAL sub version */
#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number */
#define __CORTEX_M (0x03) /*!< Cortex core */
#include <stdint.h> /* Include standard types */
#if defined (__ICCARM__)
#include <intrinsics.h> /* IAR Intrinsics */
#endif
#ifndef __NVIC_PRIO_BITS
#define __NVIC_PRIO_BITS 4 /*!< standard definition for NVIC Priority Bits */
#endif
/**
* IO definitions
*
* define access restrictions to peripheral registers
*/
#ifdef __cplusplus
#define __I volatile /*!< defines 'read only' permissions */
#else
#define __I volatile const /*!< defines 'read only' permissions */
#endif
#define __O volatile /*!< defines 'write only' permissions */
#define __IO volatile /*!< defines 'read / write' permissions */
/*******************************************************************************
* Register Abstraction
******************************************************************************/
/** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
@{
*/
/** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
@{
*/
typedef struct
{
__IO uint32_t ISER[8]; /*!< Offset: 0x000 Interrupt Set Enable Register */
uint32_t RESERVED0[24];
__IO uint32_t ICER[8]; /*!< Offset: 0x080 Interrupt Clear Enable Register */
uint32_t RSERVED1[24];
__IO uint32_t ISPR[8]; /*!< Offset: 0x100 Interrupt Set Pending Register */
uint32_t RESERVED2[24];
__IO uint32_t ICPR[8]; /*!< Offset: 0x180 Interrupt Clear Pending Register */
uint32_t RESERVED3[24];
__IO uint32_t IABR[8]; /*!< Offset: 0x200 Interrupt Active bit Register */
uint32_t RESERVED4[56];
__IO uint8_t IP[240]; /*!< Offset: 0x300 Interrupt Priority Register (8Bit wide) */
uint32_t RESERVED5[644];
__O uint32_t STIR; /*!< Offset: 0xE00 Software Trigger Interrupt Register */
} NVIC_Type;
/*@}*/ /* end of group CMSIS_CM3_NVIC */
/** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
memory mapped structure for System Control Block (SCB)
@{
*/
typedef struct
{
__I uint32_t CPUID; /*!< Offset: 0x00 CPU ID Base Register */
__IO uint32_t ICSR; /*!< Offset: 0x04 Interrupt Control State Register */
__IO uint32_t VTOR; /*!< Offset: 0x08 Vector Table Offset Register */
__IO uint32_t AIRCR; /*!< Offset: 0x0C Application Interrupt / Reset Control Register */
__IO uint32_t SCR; /*!< Offset: 0x10 System Control Register */
__IO uint32_t CCR; /*!< Offset: 0x14 Configuration Control Register */
__IO uint8_t SHP[12]; /*!< Offset: 0x18 System Handlers Priority Registers (4-7, 8-11, 12-15) */
__IO uint32_t SHCSR; /*!< Offset: 0x24 System Handler Control and State Register */
__IO uint32_t CFSR; /*!< Offset: 0x28 Configurable Fault Status Register */
__IO uint32_t HFSR; /*!< Offset: 0x2C Hard Fault Status Register */
__IO uint32_t DFSR; /*!< Offset: 0x30 Debug Fault Status Register */
__IO uint32_t MMFAR; /*!< Offset: 0x34 Mem Manage Address Register */
__IO uint32_t BFAR; /*!< Offset: 0x38 Bus Fault Address Register */
__IO uint32_t AFSR; /*!< Offset: 0x3C Auxiliary Fault Status Register */
__I uint32_t PFR[2]; /*!< Offset: 0x40 Processor Feature Register */
__I uint32_t DFR; /*!< Offset: 0x48 Debug Feature Register */
__I uint32_t ADR; /*!< Offset: 0x4C Auxiliary Feature Register */
__I uint32_t MMFR[4]; /*!< Offset: 0x50 Memory Model Feature Register */
__I uint32_t ISAR[5]; /*!< Offset: 0x60 ISA Feature Register */
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFul << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
#define SCB_CPUID_VARIANT_Msk (0xFul << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
#define SCB_CPUID_PARTNO_Msk (0xFFFul << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
#define SCB_CPUID_REVISION_Msk (0xFul << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
#define SCB_ICSR_NMIPENDSET_Msk (1ul << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
#define SCB_ICSR_PENDSVSET_Msk (1ul << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
#define SCB_ICSR_PENDSVCLR_Msk (1ul << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
#define SCB_ICSR_PENDSTSET_Msk (1ul << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
#define SCB_ICSR_PENDSTCLR_Msk (1ul << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
#define SCB_ICSR_ISRPREEMPT_Msk (1ul << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
#define SCB_ICSR_ISRPENDING_Msk (1ul << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
#define SCB_ICSR_VECTPENDING_Msk (0x1FFul << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
#define SCB_ICSR_RETTOBASE_Pos 11 /*!< SCB ICSR: RETTOBASE Position */
#define SCB_ICSR_RETTOBASE_Msk (1ul << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */
#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFul << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_VTOR_TBLBASE_Pos 29 /*!< SCB VTOR: TBLBASE Position */
#define SCB_VTOR_TBLBASE_Msk (0x1FFul << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */
#define SCB_VTOR_TBLOFF_Pos 7 /*!< SCB VTOR: TBLOFF Position */
#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFul << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
#define SCB_AIRCR_ENDIANESS_Msk (1ul << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
#define SCB_AIRCR_PRIGROUP_Pos 8 /*!< SCB AIRCR: PRIGROUP Position */
#define SCB_AIRCR_PRIGROUP_Msk (7ul << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */
#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
#define SCB_AIRCR_SYSRESETREQ_Msk (1ul << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
#define SCB_AIRCR_VECTRESET_Pos 0 /*!< SCB AIRCR: VECTRESET Position */
#define SCB_AIRCR_VECTRESET_Msk (1ul << SCB_AIRCR_VECTRESET_Pos) /*!< SCB AIRCR: VECTRESET Mask */
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
#define SCB_SCR_SEVONPEND_Msk (1ul << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
#define SCB_SCR_SLEEPDEEP_Msk (1ul << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
#define SCB_SCR_SLEEPONEXIT_Msk (1ul << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
#define SCB_CCR_STKALIGN_Msk (1ul << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
#define SCB_CCR_BFHFNMIGN_Pos 8 /*!< SCB CCR: BFHFNMIGN Position */
#define SCB_CCR_BFHFNMIGN_Msk (1ul << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */
#define SCB_CCR_DIV_0_TRP_Pos 4 /*!< SCB CCR: DIV_0_TRP Position */
#define SCB_CCR_DIV_0_TRP_Msk (1ul << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */
#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
#define SCB_CCR_UNALIGN_TRP_Msk (1ul << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
#define SCB_CCR_USERSETMPEND_Pos 1 /*!< SCB CCR: USERSETMPEND Position */
#define SCB_CCR_USERSETMPEND_Msk (1ul << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */
#define SCB_CCR_NONBASETHRDENA_Pos 0 /*!< SCB CCR: NONBASETHRDENA Position */
#define SCB_CCR_NONBASETHRDENA_Msk (1ul << SCB_CCR_NONBASETHRDENA_Pos) /*!< SCB CCR: NONBASETHRDENA Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB_SHCSR_USGFAULTENA_Pos 18 /*!< SCB SHCSR: USGFAULTENA Position */
#define SCB_SHCSR_USGFAULTENA_Msk (1ul << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */
#define SCB_SHCSR_BUSFAULTENA_Pos 17 /*!< SCB SHCSR: BUSFAULTENA Position */
#define SCB_SHCSR_BUSFAULTENA_Msk (1ul << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */
#define SCB_SHCSR_MEMFAULTENA_Pos 16 /*!< SCB SHCSR: MEMFAULTENA Position */
#define SCB_SHCSR_MEMFAULTENA_Msk (1ul << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */
#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
#define SCB_SHCSR_SVCALLPENDED_Msk (1ul << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
#define SCB_SHCSR_BUSFAULTPENDED_Pos 14 /*!< SCB SHCSR: BUSFAULTPENDED Position */
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */
#define SCB_SHCSR_MEMFAULTPENDED_Pos 13 /*!< SCB SHCSR: MEMFAULTPENDED Position */
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */
#define SCB_SHCSR_USGFAULTPENDED_Pos 12 /*!< SCB SHCSR: USGFAULTPENDED Position */
#define SCB_SHCSR_USGFAULTPENDED_Msk (1ul << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */
#define SCB_SHCSR_SYSTICKACT_Pos 11 /*!< SCB SHCSR: SYSTICKACT Position */
#define SCB_SHCSR_SYSTICKACT_Msk (1ul << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */
#define SCB_SHCSR_PENDSVACT_Pos 10 /*!< SCB SHCSR: PENDSVACT Position */
#define SCB_SHCSR_PENDSVACT_Msk (1ul << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */
#define SCB_SHCSR_MONITORACT_Pos 8 /*!< SCB SHCSR: MONITORACT Position */
#define SCB_SHCSR_MONITORACT_Msk (1ul << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */
#define SCB_SHCSR_SVCALLACT_Pos 7 /*!< SCB SHCSR: SVCALLACT Position */
#define SCB_SHCSR_SVCALLACT_Msk (1ul << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */
#define SCB_SHCSR_USGFAULTACT_Pos 3 /*!< SCB SHCSR: USGFAULTACT Position */
#define SCB_SHCSR_USGFAULTACT_Msk (1ul << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */
#define SCB_SHCSR_BUSFAULTACT_Pos 1 /*!< SCB SHCSR: BUSFAULTACT Position */
#define SCB_SHCSR_BUSFAULTACT_Msk (1ul << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */
#define SCB_SHCSR_MEMFAULTACT_Pos 0 /*!< SCB SHCSR: MEMFAULTACT Position */
#define SCB_SHCSR_MEMFAULTACT_Msk (1ul << SCB_SHCSR_MEMFAULTACT_Pos) /*!< SCB SHCSR: MEMFAULTACT Mask */
/* SCB Configurable Fault Status Registers Definitions */
#define SCB_CFSR_USGFAULTSR_Pos 16 /*!< SCB CFSR: Usage Fault Status Register Position */
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */
#define SCB_CFSR_BUSFAULTSR_Pos 8 /*!< SCB CFSR: Bus Fault Status Register Position */
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFul << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */
#define SCB_CFSR_MEMFAULTSR_Pos 0 /*!< SCB CFSR: Memory Manage Fault Status Register Position */
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFul << SCB_CFSR_MEMFAULTSR_Pos) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
/* SCB Hard Fault Status Registers Definitions */
#define SCB_HFSR_DEBUGEVT_Pos 31 /*!< SCB HFSR: DEBUGEVT Position */
#define SCB_HFSR_DEBUGEVT_Msk (1ul << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */
#define SCB_HFSR_FORCED_Pos 30 /*!< SCB HFSR: FORCED Position */
#define SCB_HFSR_FORCED_Msk (1ul << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */
#define SCB_HFSR_VECTTBL_Pos 1 /*!< SCB HFSR: VECTTBL Position */
#define SCB_HFSR_VECTTBL_Msk (1ul << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */
/* SCB Debug Fault Status Register Definitions */
#define SCB_DFSR_EXTERNAL_Pos 4 /*!< SCB DFSR: EXTERNAL Position */
#define SCB_DFSR_EXTERNAL_Msk (1ul << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */
#define SCB_DFSR_VCATCH_Pos 3 /*!< SCB DFSR: VCATCH Position */
#define SCB_DFSR_VCATCH_Msk (1ul << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */
#define SCB_DFSR_DWTTRAP_Pos 2 /*!< SCB DFSR: DWTTRAP Position */
#define SCB_DFSR_DWTTRAP_Msk (1ul << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */
#define SCB_DFSR_BKPT_Pos 1 /*!< SCB DFSR: BKPT Position */
#define SCB_DFSR_BKPT_Msk (1ul << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */
#define SCB_DFSR_HALTED_Pos 0 /*!< SCB DFSR: HALTED Position */
#define SCB_DFSR_HALTED_Msk (1ul << SCB_DFSR_HALTED_Pos) /*!< SCB DFSR: HALTED Mask */
/*@}*/ /* end of group CMSIS_CM3_SCB */
/** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
memory mapped structure for SysTick
@{
*/
typedef struct
{
__IO uint32_t CTRL; /*!< Offset: 0x00 SysTick Control and Status Register */
__IO uint32_t LOAD; /*!< Offset: 0x04 SysTick Reload Value Register */
__IO uint32_t VAL; /*!< Offset: 0x08 SysTick Current Value Register */
__I uint32_t CALIB; /*!< Offset: 0x0C SysTick Calibration Register */
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
#define SysTick_CTRL_COUNTFLAG_Msk (1ul << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
#define SysTick_CTRL_CLKSOURCE_Msk (1ul << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
#define SysTick_CTRL_TICKINT_Msk (1ul << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
#define SysTick_CTRL_ENABLE_Msk (1ul << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
#define SysTick_CALIB_NOREF_Msk (1ul << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
#define SysTick_CALIB_SKEW_Msk (1ul << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFul << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */
/*@}*/ /* end of group CMSIS_CM3_SysTick */
/** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
memory mapped structure for Instrumentation Trace Macrocell (ITM)
@{
*/
typedef struct
{
__O union
{
__O uint8_t u8; /*!< Offset: ITM Stimulus Port 8-bit */
__O uint16_t u16; /*!< Offset: ITM Stimulus Port 16-bit */
__O uint32_t u32; /*!< Offset: ITM Stimulus Port 32-bit */
} PORT [32]; /*!< Offset: 0x00 ITM Stimulus Port Registers */
uint32_t RESERVED0[864];
__IO uint32_t TER; /*!< Offset: ITM Trace Enable Register */
uint32_t RESERVED1[15];
__IO uint32_t TPR; /*!< Offset: ITM Trace Privilege Register */
uint32_t RESERVED2[15];
__IO uint32_t TCR; /*!< Offset: ITM Trace Control Register */
uint32_t RESERVED3[29];
__IO uint32_t IWR; /*!< Offset: ITM Integration Write Register */
__IO uint32_t IRR; /*!< Offset: ITM Integration Read Register */
__IO uint32_t IMCR; /*!< Offset: ITM Integration Mode Control Register */
uint32_t RESERVED4[43];
__IO uint32_t LAR; /*!< Offset: ITM Lock Access Register */
__IO uint32_t LSR; /*!< Offset: ITM Lock Status Register */
uint32_t RESERVED5[6];
__I uint32_t PID4; /*!< Offset: ITM Peripheral Identification Register #4 */
__I uint32_t PID5; /*!< Offset: ITM Peripheral Identification Register #5 */
__I uint32_t PID6; /*!< Offset: ITM Peripheral Identification Register #6 */
__I uint32_t PID7; /*!< Offset: ITM Peripheral Identification Register #7 */
__I uint32_t PID0; /*!< Offset: ITM Peripheral Identification Register #0 */
__I uint32_t PID1; /*!< Offset: ITM Peripheral Identification Register #1 */
__I uint32_t PID2; /*!< Offset: ITM Peripheral Identification Register #2 */
__I uint32_t PID3; /*!< Offset: ITM Peripheral Identification Register #3 */
__I uint32_t CID0; /*!< Offset: ITM Component Identification Register #0 */
__I uint32_t CID1; /*!< Offset: ITM Component Identification Register #1 */
__I uint32_t CID2; /*!< Offset: ITM Component Identification Register #2 */
__I uint32_t CID3; /*!< Offset: ITM Component Identification Register #3 */
} ITM_Type;
/* ITM Trace Privilege Register Definitions */
#define ITM_TPR_PRIVMASK_Pos 0 /*!< ITM TPR: PRIVMASK Position */
#define ITM_TPR_PRIVMASK_Msk (0xFul << ITM_TPR_PRIVMASK_Pos) /*!< ITM TPR: PRIVMASK Mask */
/* ITM Trace Control Register Definitions */
#define ITM_TCR_BUSY_Pos 23 /*!< ITM TCR: BUSY Position */
#define ITM_TCR_BUSY_Msk (1ul << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */
#define ITM_TCR_ATBID_Pos 16 /*!< ITM TCR: ATBID Position */
#define ITM_TCR_ATBID_Msk (0x7Ful << ITM_TCR_ATBID_Pos) /*!< ITM TCR: ATBID Mask */
#define ITM_TCR_TSPrescale_Pos 8 /*!< ITM TCR: TSPrescale Position */
#define ITM_TCR_TSPrescale_Msk (3ul << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */
#define ITM_TCR_SWOENA_Pos 4 /*!< ITM TCR: SWOENA Position */
#define ITM_TCR_SWOENA_Msk (1ul << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */
#define ITM_TCR_DWTENA_Pos 3 /*!< ITM TCR: DWTENA Position */
#define ITM_TCR_DWTENA_Msk (1ul << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */
#define ITM_TCR_SYNCENA_Pos 2 /*!< ITM TCR: SYNCENA Position */
#define ITM_TCR_SYNCENA_Msk (1ul << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */
#define ITM_TCR_TSENA_Pos 1 /*!< ITM TCR: TSENA Position */
#define ITM_TCR_TSENA_Msk (1ul << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */
#define ITM_TCR_ITMENA_Pos 0 /*!< ITM TCR: ITM Enable bit Position */
#define ITM_TCR_ITMENA_Msk (1ul << ITM_TCR_ITMENA_Pos) /*!< ITM TCR: ITM Enable bit Mask */
/* ITM Integration Write Register Definitions */
#define ITM_IWR_ATVALIDM_Pos 0 /*!< ITM IWR: ATVALIDM Position */
#define ITM_IWR_ATVALIDM_Msk (1ul << ITM_IWR_ATVALIDM_Pos) /*!< ITM IWR: ATVALIDM Mask */
/* ITM Integration Read Register Definitions */
#define ITM_IRR_ATREADYM_Pos 0 /*!< ITM IRR: ATREADYM Position */
#define ITM_IRR_ATREADYM_Msk (1ul << ITM_IRR_ATREADYM_Pos) /*!< ITM IRR: ATREADYM Mask */
/* ITM Integration Mode Control Register Definitions */
#define ITM_IMCR_INTEGRATION_Pos 0 /*!< ITM IMCR: INTEGRATION Position */
#define ITM_IMCR_INTEGRATION_Msk (1ul << ITM_IMCR_INTEGRATION_Pos) /*!< ITM IMCR: INTEGRATION Mask */
/* ITM Lock Status Register Definitions */
#define ITM_LSR_ByteAcc_Pos 2 /*!< ITM LSR: ByteAcc Position */
#define ITM_LSR_ByteAcc_Msk (1ul << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */
#define ITM_LSR_Access_Pos 1 /*!< ITM LSR: Access Position */
#define ITM_LSR_Access_Msk (1ul << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */
#define ITM_LSR_Present_Pos 0 /*!< ITM LSR: Present Position */
#define ITM_LSR_Present_Msk (1ul << ITM_LSR_Present_Pos) /*!< ITM LSR: Present Mask */
/*@}*/ /* end of group CMSIS_CM3_ITM */
/** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
memory mapped structure for Interrupt Type
@{
*/
typedef struct
{
uint32_t RESERVED0;
__I uint32_t ICTR; /*!< Offset: 0x04 Interrupt Control Type Register */
#if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
__IO uint32_t ACTLR; /*!< Offset: 0x08 Auxiliary Control Register */
#else
uint32_t RESERVED1;
#endif
} InterruptType_Type;
/* Interrupt Controller Type Register Definitions */
#define InterruptType_ICTR_INTLINESNUM_Pos 0 /*!< InterruptType ICTR: INTLINESNUM Position */
#define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< InterruptType ICTR: INTLINESNUM Mask */
/* Auxiliary Control Register Definitions */
#define InterruptType_ACTLR_DISFOLD_Pos 2 /*!< InterruptType ACTLR: DISFOLD Position */
#define InterruptType_ACTLR_DISFOLD_Msk (1ul << InterruptType_ACTLR_DISFOLD_Pos) /*!< InterruptType ACTLR: DISFOLD Mask */
#define InterruptType_ACTLR_DISDEFWBUF_Pos 1 /*!< InterruptType ACTLR: DISDEFWBUF Position */
#define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos) /*!< InterruptType ACTLR: DISDEFWBUF Mask */
#define InterruptType_ACTLR_DISMCYCINT_Pos 0 /*!< InterruptType ACTLR: DISMCYCINT Position */
#define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos) /*!< InterruptType ACTLR: DISMCYCINT Mask */
/*@}*/ /* end of group CMSIS_CM3_InterruptType */
#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
/** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
memory mapped structure for Memory Protection Unit (MPU)
@{
*/
typedef struct
{
__I uint32_t TYPE; /*!< Offset: 0x00 MPU Type Register */
__IO uint32_t CTRL; /*!< Offset: 0x04 MPU Control Register */
__IO uint32_t RNR; /*!< Offset: 0x08 MPU Region RNRber Register */
__IO uint32_t RBAR; /*!< Offset: 0x0C MPU Region Base Address Register */
__IO uint32_t RASR; /*!< Offset: 0x10 MPU Region Attribute and Size Register */
__IO uint32_t RBAR_A1; /*!< Offset: 0x14 MPU Alias 1 Region Base Address Register */
__IO uint32_t RASR_A1; /*!< Offset: 0x18 MPU Alias 1 Region Attribute and Size Register */
__IO uint32_t RBAR_A2; /*!< Offset: 0x1C MPU Alias 2 Region Base Address Register */
__IO uint32_t RASR_A2; /*!< Offset: 0x20 MPU Alias 2 Region Attribute and Size Register */
__IO uint32_t RBAR_A3; /*!< Offset: 0x24 MPU Alias 3 Region Base Address Register */
__IO uint32_t RASR_A3; /*!< Offset: 0x28 MPU Alias 3 Region Attribute and Size Register */
} MPU_Type;
/* MPU Type Register */
#define MPU_TYPE_IREGION_Pos 16 /*!< MPU TYPE: IREGION Position */
#define MPU_TYPE_IREGION_Msk (0xFFul << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
#define MPU_TYPE_DREGION_Pos 8 /*!< MPU TYPE: DREGION Position */
#define MPU_TYPE_DREGION_Msk (0xFFul << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
#define MPU_TYPE_SEPARATE_Pos 0 /*!< MPU TYPE: SEPARATE Position */
#define MPU_TYPE_SEPARATE_Msk (1ul << MPU_TYPE_SEPARATE_Pos) /*!< MPU TYPE: SEPARATE Mask */
/* MPU Control Register */
#define MPU_CTRL_PRIVDEFENA_Pos 2 /*!< MPU CTRL: PRIVDEFENA Position */
#define MPU_CTRL_PRIVDEFENA_Msk (1ul << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
#define MPU_CTRL_HFNMIENA_Pos 1 /*!< MPU CTRL: HFNMIENA Position */
#define MPU_CTRL_HFNMIENA_Msk (1ul << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
#define MPU_CTRL_ENABLE_Pos 0 /*!< MPU CTRL: ENABLE Position */
#define MPU_CTRL_ENABLE_Msk (1ul << MPU_CTRL_ENABLE_Pos) /*!< MPU CTRL: ENABLE Mask */
/* MPU Region Number Register */
#define MPU_RNR_REGION_Pos 0 /*!< MPU RNR: REGION Position */
#define MPU_RNR_REGION_Msk (0xFFul << MPU_RNR_REGION_Pos) /*!< MPU RNR: REGION Mask */
/* MPU Region Base Address Register */
#define MPU_RBAR_ADDR_Pos 5 /*!< MPU RBAR: ADDR Position */
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFul << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
#define MPU_RBAR_VALID_Pos 4 /*!< MPU RBAR: VALID Position */
#define MPU_RBAR_VALID_Msk (1ul << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
#define MPU_RBAR_REGION_Pos 0 /*!< MPU RBAR: REGION Position */
#define MPU_RBAR_REGION_Msk (0xFul << MPU_RBAR_REGION_Pos) /*!< MPU RBAR: REGION Mask */
/* MPU Region Attribute and Size Register */
#define MPU_RASR_XN_Pos 28 /*!< MPU RASR: XN Position */
#define MPU_RASR_XN_Msk (1ul << MPU_RASR_XN_Pos) /*!< MPU RASR: XN Mask */
#define MPU_RASR_AP_Pos 24 /*!< MPU RASR: AP Position */
#define MPU_RASR_AP_Msk (7ul << MPU_RASR_AP_Pos) /*!< MPU RASR: AP Mask */
#define MPU_RASR_TEX_Pos 19 /*!< MPU RASR: TEX Position */
#define MPU_RASR_TEX_Msk (7ul << MPU_RASR_TEX_Pos) /*!< MPU RASR: TEX Mask */
#define MPU_RASR_S_Pos 18 /*!< MPU RASR: Shareable bit Position */
#define MPU_RASR_S_Msk (1ul << MPU_RASR_S_Pos) /*!< MPU RASR: Shareable bit Mask */
#define MPU_RASR_C_Pos 17 /*!< MPU RASR: Cacheable bit Position */
#define MPU_RASR_C_Msk (1ul << MPU_RASR_C_Pos) /*!< MPU RASR: Cacheable bit Mask */
#define MPU_RASR_B_Pos 16 /*!< MPU RASR: Bufferable bit Position */
#define MPU_RASR_B_Msk (1ul << MPU_RASR_B_Pos) /*!< MPU RASR: Bufferable bit Mask */
#define MPU_RASR_SRD_Pos 8 /*!< MPU RASR: Sub-Region Disable Position */
#define MPU_RASR_SRD_Msk (0xFFul << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
#define MPU_RASR_SIZE_Pos 1 /*!< MPU RASR: Region Size Field Position */
#define MPU_RASR_SIZE_Msk (0x1Ful << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
#define MPU_RASR_ENA_Pos 0 /*!< MPU RASR: Region enable bit Position */
#define MPU_RASR_ENA_Msk (0x1Ful << MPU_RASR_ENA_Pos) /*!< MPU RASR: Region enable bit Disable Mask */
/*@}*/ /* end of group CMSIS_CM3_MPU */
#endif
/** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
memory mapped structure for Core Debug Register
@{
*/
typedef struct
{
__IO uint32_t DHCSR; /*!< Offset: 0x00 Debug Halting Control and Status Register */
__O uint32_t DCRSR; /*!< Offset: 0x04 Debug Core Register Selector Register */
__IO uint32_t DCRDR; /*!< Offset: 0x08 Debug Core Register Data Register */
__IO uint32_t DEMCR; /*!< Offset: 0x0C Debug Exception and Monitor Control Register */
} CoreDebug_Type;
/* Debug Halting Control and Status Register */
#define CoreDebug_DHCSR_DBGKEY_Pos 16 /*!< CoreDebug DHCSR: DBGKEY Position */
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */
#define CoreDebug_DHCSR_S_RESET_ST_Pos 25 /*!< CoreDebug DHCSR: S_RESET_ST Position */
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24 /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
#define CoreDebug_DHCSR_S_LOCKUP_Pos 19 /*!< CoreDebug DHCSR: S_LOCKUP Position */
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */
#define CoreDebug_DHCSR_S_SLEEP_Pos 18 /*!< CoreDebug DHCSR: S_SLEEP Position */
#define CoreDebug_DHCSR_S_SLEEP_Msk (1ul << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */
#define CoreDebug_DHCSR_S_HALT_Pos 17 /*!< CoreDebug DHCSR: S_HALT Position */
#define CoreDebug_DHCSR_S_HALT_Msk (1ul << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */
#define CoreDebug_DHCSR_S_REGRDY_Pos 16 /*!< CoreDebug DHCSR: S_REGRDY Position */
#define CoreDebug_DHCSR_S_REGRDY_Msk (1ul << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5 /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
#define CoreDebug_DHCSR_C_MASKINTS_Pos 3 /*!< CoreDebug DHCSR: C_MASKINTS Position */
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */
#define CoreDebug_DHCSR_C_STEP_Pos 2 /*!< CoreDebug DHCSR: C_STEP Position */
#define CoreDebug_DHCSR_C_STEP_Msk (1ul << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */
#define CoreDebug_DHCSR_C_HALT_Pos 1 /*!< CoreDebug DHCSR: C_HALT Position */
#define CoreDebug_DHCSR_C_HALT_Msk (1ul << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0 /*!< CoreDebug DHCSR: C_DEBUGEN Position */
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
/* Debug Core Register Selector Register */
#define CoreDebug_DCRSR_REGWnR_Pos 16 /*!< CoreDebug DCRSR: REGWnR Position */
#define CoreDebug_DCRSR_REGWnR_Msk (1ul << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */
#define CoreDebug_DCRSR_REGSEL_Pos 0 /*!< CoreDebug DCRSR: REGSEL Position */
#define CoreDebug_DCRSR_REGSEL_Msk (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos) /*!< CoreDebug DCRSR: REGSEL Mask */
/* Debug Exception and Monitor Control Register */
#define CoreDebug_DEMCR_TRCENA_Pos 24 /*!< CoreDebug DEMCR: TRCENA Position */
#define CoreDebug_DEMCR_TRCENA_Msk (1ul << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */
#define CoreDebug_DEMCR_MON_REQ_Pos 19 /*!< CoreDebug DEMCR: MON_REQ Position */
#define CoreDebug_DEMCR_MON_REQ_Msk (1ul << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */
#define CoreDebug_DEMCR_MON_STEP_Pos 18 /*!< CoreDebug DEMCR: MON_STEP Position */
#define CoreDebug_DEMCR_MON_STEP_Msk (1ul << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */
#define CoreDebug_DEMCR_MON_PEND_Pos 17 /*!< CoreDebug DEMCR: MON_PEND Position */
#define CoreDebug_DEMCR_MON_PEND_Msk (1ul << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */
#define CoreDebug_DEMCR_MON_EN_Pos 16 /*!< CoreDebug DEMCR: MON_EN Position */
#define CoreDebug_DEMCR_MON_EN_Msk (1ul << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */
#define CoreDebug_DEMCR_VC_HARDERR_Pos 10 /*!< CoreDebug DEMCR: VC_HARDERR Position */
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */
#define CoreDebug_DEMCR_VC_INTERR_Pos 9 /*!< CoreDebug DEMCR: VC_INTERR Position */
#define CoreDebug_DEMCR_VC_INTERR_Msk (1ul << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */
#define CoreDebug_DEMCR_VC_BUSERR_Pos 8 /*!< CoreDebug DEMCR: VC_BUSERR Position */
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */
#define CoreDebug_DEMCR_VC_STATERR_Pos 7 /*!< CoreDebug DEMCR: VC_STATERR Position */
#define CoreDebug_DEMCR_VC_STATERR_Msk (1ul << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */
#define CoreDebug_DEMCR_VC_CHKERR_Pos 6 /*!< CoreDebug DEMCR: VC_CHKERR Position */
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5 /*!< CoreDebug DEMCR: VC_NOCPERR Position */
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
#define CoreDebug_DEMCR_VC_MMERR_Pos 4 /*!< CoreDebug DEMCR: VC_MMERR Position */
#define CoreDebug_DEMCR_VC_MMERR_Msk (1ul << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */
#define CoreDebug_DEMCR_VC_CORERESET_Pos 0 /*!< CoreDebug DEMCR: VC_CORERESET Position */
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos) /*!< CoreDebug DEMCR: VC_CORERESET Mask */
/*@}*/ /* end of group CMSIS_CM3_CoreDebug */
/* Memory mapping of Cortex-M3 Hardware */
#define SCS_BASE (0xE000E000) /*!< System Control Space Base Address */
#define ITM_BASE (0xE0000000) /*!< ITM Base Address */
#define CoreDebug_BASE (0xE000EDF0) /*!< Core Debug Base Address */
#define SysTick_BASE (SCS_BASE + 0x0010) /*!< SysTick Base Address */
#define NVIC_BASE (SCS_BASE + 0x0100) /*!< NVIC Base Address */
#define SCB_BASE (SCS_BASE + 0x0D00) /*!< System Control Block Base Address */
#define InterruptType ((InterruptType_Type *) SCS_BASE) /*!< Interrupt Type Register */
#define SCB ((SCB_Type *) SCB_BASE) /*!< SCB configuration struct */
#define SysTick ((SysTick_Type *) SysTick_BASE) /*!< SysTick configuration struct */
#define NVIC ((NVIC_Type *) NVIC_BASE) /*!< NVIC configuration struct */
#define ITM ((ITM_Type *) ITM_BASE) /*!< ITM configuration struct */
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */
#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
#define MPU_BASE (SCS_BASE + 0x0D90) /*!< Memory Protection Unit */
#define MPU ((MPU_Type*) MPU_BASE) /*!< Memory Protection Unit */
#endif
/*@}*/ /* end of group CMSIS_CM3_core_register */
/*******************************************************************************
* Hardware Abstraction Layer
******************************************************************************/
#if defined ( __CC_ARM )
#define __ASM __asm /*!< asm keyword for ARM Compiler */
#define __INLINE __inline /*!< inline keyword for ARM Compiler */
#elif defined ( __ICCARM__ )
#define __ASM __asm /*!< asm keyword for IAR Compiler */
#define __INLINE inline /*!< inline keyword for IAR Compiler. Only avaiable in High optimization mode! */
#elif defined ( __GNUC__ )
#define __ASM __asm /*!< asm keyword for GNU Compiler */
#define __INLINE inline /*!< inline keyword for GNU Compiler */
#elif defined ( __TASKING__ )
#define __ASM __asm /*!< asm keyword for TASKING Compiler */
#define __INLINE inline /*!< inline keyword for TASKING Compiler */
#endif
/* ################### Compiler specific Intrinsics ########################### */
#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
/* ARM armcc specific functions */
#define __enable_fault_irq __enable_fiq
#define __disable_fault_irq __disable_fiq
#define __NOP __nop
#define __WFI __wfi
#define __WFE __wfe
#define __SEV __sev
#define __ISB() __isb(0)
#define __DSB() __dsb(0)
#define __DMB() __dmb(0)
#define __REV __rev
#define __RBIT __rbit
#define __LDREXB(ptr) ((unsigned char ) __ldrex(ptr))
#define __LDREXH(ptr) ((unsigned short) __ldrex(ptr))
#define __LDREXW(ptr) ((unsigned int ) __ldrex(ptr))
#define __STREXB(value, ptr) __strex(value, ptr)
#define __STREXH(value, ptr) __strex(value, ptr)
#define __STREXW(value, ptr) __strex(value, ptr)
/* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
/* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
/* intrinsic void __enable_irq(); */
/* intrinsic void __disable_irq(); */
/**
* @brief Return the Process Stack Pointer
*
* @return ProcessStackPointer
*
* Return the actual process stack pointer
*/
extern uint32_t __get_PSP(void);
/**
* @brief Set the Process Stack Pointer
*
* @param topOfProcStack Process Stack Pointer
*
* Assign the value ProcessStackPointer to the MSP
* (process stack pointer) Cortex processor register
*/
extern void __set_PSP(uint32_t topOfProcStack);
/**
* @brief Return the Main Stack Pointer
*
* @return Main Stack Pointer
*
* Return the current value of the MSP (main stack pointer)
* Cortex processor register
*/
extern uint32_t __get_MSP(void);
/**
* @brief Set the Main Stack Pointer
*
* @param topOfMainStack Main Stack Pointer
*
* Assign the value mainStackPointer to the MSP
* (main stack pointer) Cortex processor register
*/
extern void __set_MSP(uint32_t topOfMainStack);
/**
* @brief Reverse byte order in unsigned short value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in unsigned short value
*/
extern uint32_t __REV16(uint16_t value);
/**
* @brief Reverse byte order in signed short value with sign extension to integer
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in signed short value with sign extension to integer
*/
extern int32_t __REVSH(int16_t value);
#if (__ARMCC_VERSION < 400000)
/**
* @brief Remove the exclusive lock created by ldrex
*
* Removes the exclusive lock which is created by ldrex.
*/
extern void __CLREX(void);
/**
* @brief Return the Base Priority value
*
* @return BasePriority
*
* Return the content of the base priority register
*/
extern uint32_t __get_BASEPRI(void);
/**
* @brief Set the Base Priority value
*
* @param basePri BasePriority
*
* Set the base priority register
*/
extern void __set_BASEPRI(uint32_t basePri);
/**
* @brief Return the Priority Mask value
*
* @return PriMask
*
* Return state of the priority mask bit from the priority mask register
*/
extern uint32_t __get_PRIMASK(void);
/**
* @brief Set the Priority Mask value
*
* @param priMask PriMask
*
* Set the priority mask bit in the priority mask register
*/
extern void __set_PRIMASK(uint32_t priMask);
/**
* @brief Return the Fault Mask value
*
* @return FaultMask
*
* Return the content of the fault mask register
*/
extern uint32_t __get_FAULTMASK(void);
/**
* @brief Set the Fault Mask value
*
* @param faultMask faultMask value
*
* Set the fault mask register
*/
extern void __set_FAULTMASK(uint32_t faultMask);
/**
* @brief Return the Control Register value
*
* @return Control value
*
* Return the content of the control register
*/
extern uint32_t __get_CONTROL(void);
/**
* @brief Set the Control Register value
*
* @param control Control value
*
* Set the control register
*/
extern void __set_CONTROL(uint32_t control);
#else /* (__ARMCC_VERSION >= 400000) */
/**
* @brief Remove the exclusive lock created by ldrex
*
* Removes the exclusive lock which is created by ldrex.
*/
#define __CLREX __clrex
/**
* @brief Return the Base Priority value
*
* @return BasePriority
*
* Return the content of the base priority register
*/
static __INLINE uint32_t __get_BASEPRI(void)
{
register uint32_t __regBasePri __ASM("basepri");
return(__regBasePri);
}
/**
* @brief Set the Base Priority value
*
* @param basePri BasePriority
*
* Set the base priority register
*/
static __INLINE void __set_BASEPRI(uint32_t basePri)
{
register uint32_t __regBasePri __ASM("basepri");
__regBasePri = (basePri & 0xff);
}
/**
* @brief Return the Priority Mask value
*
* @return PriMask
*
* Return state of the priority mask bit from the priority mask register
*/
static __INLINE uint32_t __get_PRIMASK(void)
{
register uint32_t __regPriMask __ASM("primask");
return(__regPriMask);
}
/**
* @brief Set the Priority Mask value
*
* @param priMask PriMask
*
* Set the priority mask bit in the priority mask register
*/
static __INLINE void __set_PRIMASK(uint32_t priMask)
{
register uint32_t __regPriMask __ASM("primask");
__regPriMask = (priMask);
}
/**
* @brief Return the Fault Mask value
*
* @return FaultMask
*
* Return the content of the fault mask register
*/
static __INLINE uint32_t __get_FAULTMASK(void)
{
register uint32_t __regFaultMask __ASM("faultmask");
return(__regFaultMask);
}
/**
* @brief Set the Fault Mask value
*
* @param faultMask faultMask value
*
* Set the fault mask register
*/
static __INLINE void __set_FAULTMASK(uint32_t faultMask)
{
register uint32_t __regFaultMask __ASM("faultmask");
__regFaultMask = (faultMask & 1);
}
/**
* @brief Return the Control Register value
*
* @return Control value
*
* Return the content of the control register
*/
static __INLINE uint32_t __get_CONTROL(void)
{
register uint32_t __regControl __ASM("control");
return(__regControl);
}
/**
* @brief Set the Control Register value
*
* @param control Control value
*
* Set the control register
*/
static __INLINE void __set_CONTROL(uint32_t control)
{
register uint32_t __regControl __ASM("control");
__regControl = control;
}
#endif /* __ARMCC_VERSION */
#elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
/* IAR iccarm specific functions */
#define __enable_irq __enable_interrupt /*!< global Interrupt enable */
#define __disable_irq __disable_interrupt /*!< global Interrupt disable */
static __INLINE void __enable_fault_irq() { __ASM ("cpsie f"); }
static __INLINE void __disable_fault_irq() { __ASM ("cpsid f"); }
#define __NOP __no_operation /*!< no operation intrinsic in IAR Compiler */
static __INLINE void __WFI() { __ASM ("wfi"); }
static __INLINE void __WFE() { __ASM ("wfe"); }
static __INLINE void __SEV() { __ASM ("sev"); }
static __INLINE void __CLREX() { __ASM ("clrex"); }
/* intrinsic void __ISB(void) */
/* intrinsic void __DSB(void) */
/* intrinsic void __DMB(void) */
/* intrinsic void __set_PRIMASK(); */
/* intrinsic void __get_PRIMASK(); */
/* intrinsic void __set_FAULTMASK(); */
/* intrinsic void __get_FAULTMASK(); */
/* intrinsic uint32_t __REV(uint32_t value); */
/* intrinsic uint32_t __REVSH(uint32_t value); */
/* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
/* intrinsic unsigned long __LDREX(unsigned long *); */
/**
* @brief Return the Process Stack Pointer
*
* @return ProcessStackPointer
*
* Return the actual process stack pointer
*/
extern uint32_t __get_PSP(void);
/**
* @brief Set the Process Stack Pointer
*
* @param topOfProcStack Process Stack Pointer
*
* Assign the value ProcessStackPointer to the MSP
* (process stack pointer) Cortex processor register
*/
extern void __set_PSP(uint32_t topOfProcStack);
/**
* @brief Return the Main Stack Pointer
*
* @return Main Stack Pointer
*
* Return the current value of the MSP (main stack pointer)
* Cortex processor register
*/
extern uint32_t __get_MSP(void);
/**
* @brief Set the Main Stack Pointer
*
* @param topOfMainStack Main Stack Pointer
*
* Assign the value mainStackPointer to the MSP
* (main stack pointer) Cortex processor register
*/
extern void __set_MSP(uint32_t topOfMainStack);
/**
* @brief Reverse byte order in unsigned short value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in unsigned short value
*/
extern uint32_t __REV16(uint16_t value);
/**
* @brief Reverse bit order of value
*
* @param value value to reverse
* @return reversed value
*
* Reverse bit order of value
*/
extern uint32_t __RBIT(uint32_t value);
/**
* @brief LDR Exclusive (8 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 8 bit values)
*/
extern uint8_t __LDREXB(uint8_t *addr);
/**
* @brief LDR Exclusive (16 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 16 bit values
*/
extern uint16_t __LDREXH(uint16_t *addr);
/**
* @brief LDR Exclusive (32 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 32 bit values
*/
extern uint32_t __LDREXW(uint32_t *addr);
/**
* @brief STR Exclusive (8 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 8 bit values
*/
extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
/**
* @brief STR Exclusive (16 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 16 bit values
*/
extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
/**
* @brief STR Exclusive (32 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 32 bit values
*/
extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
#elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
/* GNU gcc specific functions */
static __INLINE void __enable_irq() { __ASM volatile ("cpsie i"); }
static __INLINE void __disable_irq() { __ASM volatile ("cpsid i"); }
static __INLINE void __enable_fault_irq() { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq() { __ASM volatile ("cpsid f"); }
static __INLINE void __NOP() { __ASM volatile ("nop"); }
static __INLINE void __WFI() { __ASM volatile ("wfi"); }
static __INLINE void __WFE() { __ASM volatile ("wfe"); }
static __INLINE void __SEV() { __ASM volatile ("sev"); }
static __INLINE void __ISB() { __ASM volatile ("isb"); }
static __INLINE void __DSB() { __ASM volatile ("dsb"); }
static __INLINE void __DMB() { __ASM volatile ("dmb"); }
static __INLINE void __CLREX() { __ASM volatile ("clrex"); }
/**
* @brief Return the Process Stack Pointer
*
* @return ProcessStackPointer
*
* Return the actual process stack pointer
*/
extern uint32_t __get_PSP(void);
/**
* @brief Set the Process Stack Pointer
*
* @param topOfProcStack Process Stack Pointer
*
* Assign the value ProcessStackPointer to the MSP
* (process stack pointer) Cortex processor register
*/
extern void __set_PSP(uint32_t topOfProcStack);
/**
* @brief Return the Main Stack Pointer
*
* @return Main Stack Pointer
*
* Return the current value of the MSP (main stack pointer)
* Cortex processor register
*/
extern uint32_t __get_MSP(void);
/**
* @brief Set the Main Stack Pointer
*
* @param topOfMainStack Main Stack Pointer
*
* Assign the value mainStackPointer to the MSP
* (main stack pointer) Cortex processor register
*/
extern void __set_MSP(uint32_t topOfMainStack);
/**
* @brief Return the Base Priority value
*
* @return BasePriority
*
* Return the content of the base priority register
*/
extern uint32_t __get_BASEPRI(void);
/**
* @brief Set the Base Priority value
*
* @param basePri BasePriority
*
* Set the base priority register
*/
extern void __set_BASEPRI(uint32_t basePri);
/**
* @brief Return the Priority Mask value
*
* @return PriMask
*
* Return state of the priority mask bit from the priority mask register
*/
extern uint32_t __get_PRIMASK(void);
/**
* @brief Set the Priority Mask value
*
* @param priMask PriMask
*
* Set the priority mask bit in the priority mask register
*/
extern void __set_PRIMASK(uint32_t priMask);
/**
* @brief Return the Fault Mask value
*
* @return FaultMask
*
* Return the content of the fault mask register
*/
extern uint32_t __get_FAULTMASK(void);
/**
* @brief Set the Fault Mask value
*
* @param faultMask faultMask value
*
* Set the fault mask register
*/
extern void __set_FAULTMASK(uint32_t faultMask);
/**
* @brief Return the Control Register value
*
* @return Control value
*
* Return the content of the control register
*/
extern uint32_t __get_CONTROL(void);
/**
* @brief Set the Control Register value
*
* @param control Control value
*
* Set the control register
*/
extern void __set_CONTROL(uint32_t control);
/**
* @brief Reverse byte order in integer value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in integer value
*/
extern uint32_t __REV(uint32_t value);
/**
* @brief Reverse byte order in unsigned short value
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in unsigned short value
*/
extern uint32_t __REV16(uint16_t value);
/**
* @brief Reverse byte order in signed short value with sign extension to integer
*
* @param value value to reverse
* @return reversed value
*
* Reverse byte order in signed short value with sign extension to integer
*/
extern int32_t __REVSH(int16_t value);
/**
* @brief Reverse bit order of value
*
* @param value value to reverse
* @return reversed value
*
* Reverse bit order of value
*/
extern uint32_t __RBIT(uint32_t value);
/**
* @brief LDR Exclusive (8 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 8 bit value
*/
extern uint8_t __LDREXB(uint8_t *addr);
/**
* @brief LDR Exclusive (16 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 16 bit values
*/
extern uint16_t __LDREXH(uint16_t *addr);
/**
* @brief LDR Exclusive (32 bit)
*
* @param *addr address pointer
* @return value of (*address)
*
* Exclusive LDR command for 32 bit values
*/
extern uint32_t __LDREXW(uint32_t *addr);
/**
* @brief STR Exclusive (8 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 8 bit values
*/
extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
/**
* @brief STR Exclusive (16 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 16 bit values
*/
extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
/**
* @brief STR Exclusive (32 bit)
*
* @param value value to store
* @param *addr address pointer
* @return successful / failed
*
* Exclusive STR command for 32 bit values
*/
extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
#elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
/* TASKING carm specific functions */
/*
* The CMSIS functions have been implemented as intrinsics in the compiler.
* Please use "carm -?i" to get an up to date list of all instrinsics,
* Including the CMSIS ones.
*/
#endif
/** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
Core Function Interface containing:
- Core NVIC Functions
- Core SysTick Functions
- Core Reset Functions
*/
/*@{*/
/* ########################## NVIC functions #################################### */
/**
* @brief Set the Priority Grouping in NVIC Interrupt Controller
*
* @param PriorityGroup is priority grouping field
*
* Set the priority grouping field using the required unlock sequence.
* The parameter priority_grouping is assigned to the field
* SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
* In case of a conflict between priority grouping and available
* priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
*/
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
uint32_t reg_value;
uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
reg_value = SCB->AIRCR; /* read old register configuration */
reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change */
reg_value = (reg_value |
(0x5FA << SCB_AIRCR_VECTKEY_Pos) |
(PriorityGroupTmp << 8)); /* Insert write key and priorty group */
SCB->AIRCR = reg_value;
}
/**
* @brief Get the Priority Grouping from NVIC Interrupt Controller
*
* @return priority grouping field
*
* Get the priority grouping from NVIC Interrupt Controller.
* priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
*/
static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
}
/**
* @brief Enable Interrupt in NVIC Interrupt Controller
*
* @param IRQn The positive number of the external interrupt to enable
*
* Enable a device specific interupt in the NVIC interrupt controller.
* The interrupt number cannot be a negative value.
*/
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
}
/**
* @brief Disable the interrupt line for external interrupt specified
*
* @param IRQn The positive number of the external interrupt to disable
*
* Disable a device specific interupt in the NVIC interrupt controller.
* The interrupt number cannot be a negative value.
*/
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
}
/**
* @brief Read the interrupt pending bit for a device specific interrupt source
*
* @param IRQn The number of the device specifc interrupt
* @return 1 = interrupt pending, 0 = interrupt not pending
*
* Read the pending register in NVIC and return 1 if its status is pending,
* otherwise it returns 0
*/
static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
}
/**
* @brief Set the pending bit for an external interrupt
*
* @param IRQn The number of the interrupt for set pending
*
* Set the pending bit for the specified interrupt.
* The interrupt number cannot be a negative value.
*/
static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
}
/**
* @brief Clear the pending bit for an external interrupt
*
* @param IRQn The number of the interrupt for clear pending
*
* Clear the pending bit for the specified interrupt.
* The interrupt number cannot be a negative value.
*/
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
}
/**
* @brief Read the active bit for an external interrupt
*
* @param IRQn The number of the interrupt for read active bit
* @return 1 = interrupt active, 0 = interrupt not active
*
* Read the active register in NVIC and returns 1 if its status is active,
* otherwise it returns 0.
*/
static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
}
/**
* @brief Set the priority for an interrupt
*
* @param IRQn The number of the interrupt for set priority
* @param priority The priority to set
*
* Set the priority for the specified interrupt. The interrupt
* number can be positive to specify an external (device specific)
* interrupt, or negative to specify an internal (core) interrupt.
*
* Note: The priority cannot be set for every core interrupt.
*/
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
if(IRQn < 0) {
SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
else {
NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts */
}
/**
* @brief Read the priority for an interrupt
*
* @param IRQn The number of the interrupt for get priority
* @return The priority for the interrupt
*
* Read the priority for the specified interrupt. The interrupt
* number can be positive to specify an external (device specific)
* interrupt, or negative to specify an internal (core) interrupt.
*
* The returned priority value is automatically aligned to the implemented
* priority bits of the microcontroller.
*
* Note: The priority cannot be set for every core interrupt.
*/
static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{
if(IRQn < 0) {
return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M3 system interrupts */
else {
return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)] >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
}
/**
* @brief Encode the priority for an interrupt
*
* @param PriorityGroup The used priority group
* @param PreemptPriority The preemptive priority value (starting from 0)
* @param SubPriority The sub priority value (starting from 0)
* @return The encoded priority for the interrupt
*
* Encode the priority for an interrupt with the given priority group,
* preemptive priority value and sub priority value.
* In case of a conflict between priority grouping and available
* priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
*
* The returned priority value can be used for NVIC_SetPriority(...) function
*/
static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
uint32_t PreemptPriorityBits;
uint32_t SubPriorityBits;
PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
return (
((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
((SubPriority & ((1 << (SubPriorityBits )) - 1)))
);
}
/**
* @brief Decode the priority of an interrupt
*
* @param Priority The priority for the interrupt
* @param PriorityGroup The used priority group
* @param pPreemptPriority The preemptive priority value (starting from 0)
* @param pSubPriority The sub priority value (starting from 0)
*
* Decode an interrupt priority value with the given priority group to
* preemptive priority value and sub priority value.
* In case of a conflict between priority grouping and available
* priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
*
* The priority value can be retrieved with NVIC_GetPriority(...) function
*/
static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
{
uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used */
uint32_t PreemptPriorityBits;
uint32_t SubPriorityBits;
PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
*pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
*pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
}
/* ################################## SysTick function ############################################ */
#if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
/**
* @brief Initialize and start the SysTick counter and its interrupt.
*
* @param ticks number of ticks between two interrupts
* @return 1 = failed, 0 = successful
*
* Initialise the system tick timer and its interrupt and start the
* system tick timer / counter in free running mode to generate
* periodical interrupts.
*/
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
if (ticks > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
SysTick->LOAD = (ticks & SysTick_LOAD_RELOAD_Msk) - 1; /* set reload register */
NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Cortex-M0 System Interrupts */
SysTick->VAL = 0; /* Load the SysTick Counter Value */
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
SysTick_CTRL_TICKINT_Msk |
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
return (0); /* Function successful */
}
#endif
/* ################################## Reset function ############################################ */
/**
* @brief Initiate a system reset request.
*
* Initiate a system reset request to reset the MCU
*/
static __INLINE void NVIC_SystemReset(void)
{
SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) |
(SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
__DSB(); /* Ensure completion of memory access */
while(1); /* wait until reset */
}
/*@}*/ /* end of group CMSIS_CM3_Core_FunctionInterface */
/* ##################################### Debug In/Output function ########################################### */
/** @addtogroup CMSIS_CM3_CoreDebugInterface CMSIS CM3 Core Debug Interface
Core Debug Interface containing:
- Core Debug Receive / Transmit Functions
- Core Debug Defines
- Core Debug Variables
*/
/*@{*/
extern volatile int ITM_RxBuffer; /*!< variable to receive characters */
#define ITM_RXBUFFER_EMPTY 0x5AA55AA5 /*!< value identifying ITM_RxBuffer is ready for next character */
/**
* @brief Outputs a character via the ITM channel 0
*
* @param ch character to output
* @return character to output
*
* The function outputs a character via the ITM channel 0.
* The function returns when no debugger is connected that has booked the output.
* It is blocking when a debugger is connected, but the previous character send is not transmitted.
*/
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) && /* Trace enabled */
(ITM->TCR & ITM_TCR_ITMENA_Msk) && /* ITM enabled */
(ITM->TER & (1ul << 0) ) ) /* ITM Port #0 enabled */
{
while (ITM->PORT[0].u32 == 0);
ITM->PORT[0].u8 = (uint8_t) ch;
}
return (ch);
}
/**
* @brief Inputs a character via variable ITM_RxBuffer
*
* @return received character, -1 = no character received
*
* The function inputs a character via variable ITM_RxBuffer.
* The function returns when no debugger is connected that has booked the output.
* It is blocking when a debugger is connected, but the previous character send is not transmitted.
*/
static __INLINE int ITM_ReceiveChar (void) {
int ch = -1; /* no character available */
if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {
ch = ITM_RxBuffer;
ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
}
return (ch);
}
/**
* @brief Check if a character via variable ITM_RxBuffer is available
*
* @return 1 = character available, 0 = no character available
*
* The function checks variable ITM_RxBuffer whether a character is available or not.
* The function returns '1' if a character is available and '0' if no character is available.
*/
static __INLINE int ITM_CheckChar (void) {
if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {
return (0); /* no character available */
} else {
return (1); /* character available */
}
}
/*@}*/ /* end of group CMSIS_CM3_core_DebugInterface */
#ifdef __cplusplus
}
#endif
/*@}*/ /* end of group CMSIS_CM3_core_definitions */
#endif /* __CM3_CORE_H__ */
/*lint -restore */

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/misc.c
0,0 → 1,223
/**
******************************************************************************
* @file misc.c
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief This file provides all the miscellaneous firmware functions (add-on
* to CMSIS functions).
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Includes ------------------------------------------------------------------*/
#include "misc.h"
/** @addtogroup STM32F10x_StdPeriph_Driver
* @{
*/
/** @defgroup MISC
* @brief MISC driver modules
* @{
*/
/** @defgroup MISC_Private_TypesDefinitions
* @{
*/
/**
* @}
*/
/** @defgroup MISC_Private_Defines
* @{
*/
#define AIRCR_VECTKEY_MASK ((uint32_t)0x05FA0000)
/**
* @}
*/
/** @defgroup MISC_Private_Macros
* @{
*/
/**
* @}
*/
/** @defgroup MISC_Private_Variables
* @{
*/
/**
* @}
*/
/** @defgroup MISC_Private_FunctionPrototypes
* @{
*/
/**
* @}
*/
/** @defgroup MISC_Private_Functions
* @{
*/
/**
* @brief Configures the priority grouping: pre-emption priority and subpriority.
* @param NVIC_PriorityGroup: specifies the priority grouping bits length.
* This parameter can be one of the following values:
* @arg NVIC_PriorityGroup_0: 0 bits for pre-emption priority
* 4 bits for subpriority
* @arg NVIC_PriorityGroup_1: 1 bits for pre-emption priority
* 3 bits for subpriority
* @arg NVIC_PriorityGroup_2: 2 bits for pre-emption priority
* 2 bits for subpriority
* @arg NVIC_PriorityGroup_3: 3 bits for pre-emption priority
* 1 bits for subpriority
* @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
* 0 bits for subpriority
* @retval None
*/
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
/* Check the parameters */
assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
/* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
}
/**
* @brief Initializes the NVIC peripheral according to the specified
* parameters in the NVIC_InitStruct.
* @param NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
* the configuration information for the specified NVIC peripheral.
* @retval None
*/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));
assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
{
/* Compute the Corresponding IRQ Priority --------------------------------*/
tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
tmppre = (0x4 - tmppriority);
tmpsub = tmpsub >> tmppriority;
tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
tmppriority |= NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
tmppriority = tmppriority << 0x04;
NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
/* Enable the Selected IRQ Channels --------------------------------------*/
NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
(uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
}
else
{
/* Disable the Selected IRQ Channels -------------------------------------*/
NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
(uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
}
}
/**
* @brief Sets the vector table location and Offset.
* @param NVIC_VectTab: specifies if the vector table is in RAM or FLASH memory.
* This parameter can be one of the following values:
* @arg NVIC_VectTab_RAM
* @arg NVIC_VectTab_FLASH
* @param Offset: Vector Table base offset field. This value must be a multiple of 0x100.
* @retval None
*/
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{
/* Check the parameters */
assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
assert_param(IS_NVIC_OFFSET(Offset));
SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
}
/**
* @brief Selects the condition for the system to enter low power mode.
* @param LowPowerMode: Specifies the new mode for the system to enter low power mode.
* This parameter can be one of the following values:
* @arg NVIC_LP_SEVONPEND
* @arg NVIC_LP_SLEEPDEEP
* @arg NVIC_LP_SLEEPONEXIT
* @param NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_NVIC_LP(LowPowerMode));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
SCB->SCR |= LowPowerMode;
}
else
{
SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
}
}
/**
* @brief Configures the SysTick clock source.
* @param SysTick_CLKSource: specifies the SysTick clock source.
* This parameter can be one of the following values:
* @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
* @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
* @retval None
*/
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
/* Check the parameters */
assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
{
SysTick->CTRL |= SysTick_CLKSource_HCLK;
}
else
{
SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
}
}
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/misc.h
0,0 → 1,219
/**
******************************************************************************
* @file misc.h
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief This file contains all the functions prototypes for the miscellaneous
* firmware library functions (add-on to CMSIS functions).
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __MISC_H
#define __MISC_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x.h"
/** @addtogroup STM32F10x_StdPeriph_Driver
* @{
*/
/** @addtogroup MISC
* @{
*/
/** @defgroup MISC_Exported_Types
* @{
*/
/**
* @brief NVIC Init Structure definition
*/
typedef struct
{
uint8_t NVIC_IRQChannel; /*!< Specifies the IRQ channel to be enabled or disabled.
This parameter can be a value of @ref IRQn_Type
(For the complete STM32 Devices IRQ Channels list, please
refer to stm32f10x.h file) */
uint8_t NVIC_IRQChannelPreemptionPriority; /*!< Specifies the pre-emption priority for the IRQ channel
specified in NVIC_IRQChannel. This parameter can be a value
between 0 and 15 as described in the table @ref NVIC_Priority_Table */
uint8_t NVIC_IRQChannelSubPriority; /*!< Specifies the subpriority level for the IRQ channel specified
in NVIC_IRQChannel. This parameter can be a value
between 0 and 15 as described in the table @ref NVIC_Priority_Table */
FunctionalState NVIC_IRQChannelCmd; /*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel
will be enabled or disabled.
This parameter can be set either to ENABLE or DISABLE */
} NVIC_InitTypeDef;
/**
* @}
*/
/** @defgroup NVIC_Priority_Table
* @{
*/
/**
@code
The table below gives the allowed values of the pre-emption priority and subpriority according
to the Priority Grouping configuration performed by NVIC_PriorityGroupConfig function
============================================================================================================================
NVIC_PriorityGroup | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority | Description
============================================================================================================================
NVIC_PriorityGroup_0 | 0 | 0-15 | 0 bits for pre-emption priority
| | | 4 bits for subpriority
----------------------------------------------------------------------------------------------------------------------------
NVIC_PriorityGroup_1 | 0-1 | 0-7 | 1 bits for pre-emption priority
| | | 3 bits for subpriority
----------------------------------------------------------------------------------------------------------------------------
NVIC_PriorityGroup_2 | 0-3 | 0-3 | 2 bits for pre-emption priority
| | | 2 bits for subpriority
----------------------------------------------------------------------------------------------------------------------------
NVIC_PriorityGroup_3 | 0-7 | 0-1 | 3 bits for pre-emption priority
| | | 1 bits for subpriority
----------------------------------------------------------------------------------------------------------------------------
NVIC_PriorityGroup_4 | 0-15 | 0 | 4 bits for pre-emption priority
| | | 0 bits for subpriority
============================================================================================================================
@endcode
*/
/**
* @}
*/
/** @defgroup MISC_Exported_Constants
* @{
*/
/** @defgroup Vector_Table_Base
* @{
*/
#define NVIC_VectTab_RAM ((uint32_t)0x20000000)
#define NVIC_VectTab_FLASH ((uint32_t)0x08000000)
#define IS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || \
((VECTTAB) == NVIC_VectTab_FLASH))
/**
* @}
*/
/** @defgroup System_Low_Power
* @{
*/
#define NVIC_LP_SEVONPEND ((uint8_t)0x10)
#define NVIC_LP_SLEEPDEEP ((uint8_t)0x04)
#define NVIC_LP_SLEEPONEXIT ((uint8_t)0x02)
#define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || \
((LP) == NVIC_LP_SLEEPDEEP) || \
((LP) == NVIC_LP_SLEEPONEXIT))
/**
* @}
*/
/** @defgroup Preemption_Priority_Group
* @{
*/
#define NVIC_PriorityGroup_0 ((uint32_t)0x700) /*!< 0 bits for pre-emption priority
4 bits for subpriority */
#define NVIC_PriorityGroup_1 ((uint32_t)0x600) /*!< 1 bits for pre-emption priority
3 bits for subpriority */
#define NVIC_PriorityGroup_2 ((uint32_t)0x500) /*!< 2 bits for pre-emption priority
2 bits for subpriority */
#define NVIC_PriorityGroup_3 ((uint32_t)0x400) /*!< 3 bits for pre-emption priority
1 bits for subpriority */
#define NVIC_PriorityGroup_4 ((uint32_t)0x300) /*!< 4 bits for pre-emption priority
0 bits for subpriority */
#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || \
((GROUP) == NVIC_PriorityGroup_1) || \
((GROUP) == NVIC_PriorityGroup_2) || \
((GROUP) == NVIC_PriorityGroup_3) || \
((GROUP) == NVIC_PriorityGroup_4))
#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)
#define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)
#define IS_NVIC_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF)
/**
* @}
*/
/** @defgroup SysTick_clock_source
* @{
*/
#define SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB)
#define SysTick_CLKSource_HCLK ((uint32_t)0x00000004)
#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || \
((SOURCE) == SysTick_CLKSource_HCLK_Div8))
/**
* @}
*/
/**
* @}
*/
/** @defgroup MISC_Exported_Macros
* @{
*/
/**
* @}
*/
/** @defgroup MISC_Exported_Functions
* @{
*/
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup);
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset);
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState);
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource);
#ifdef __cplusplus
}
#endif
#endif /* __MISC_H */
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/stm32f10x.h
0,0 → 1,8319
/**
******************************************************************************
* @file stm32f10x.h
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief CMSIS Cortex-M3 Device Peripheral Access Layer Header File.
* This file contains all the peripheral register's definitions, bits
* definitions and memory mapping for STM32F10x Connectivity line,
* High density, High density value line, Medium density,
* Medium density Value line, Low density, Low density Value line
* and XL-density devices.
******************************************************************************
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
******************************************************************************
*/
/** @addtogroup CMSIS
* @{
*/
/** @addtogroup stm32f10x
* @{
*/
#ifndef __STM32F10x_H
#define __STM32F10x_H
#ifdef __cplusplus
extern "C" {
#endif
/** @addtogroup Library_configuration_section
* @{
*/
/* Uncomment the line below according to the target STM32 device used in your
application
*/
#if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD) && !defined (STM32F10X_HD_VL) && !defined (STM32F10X_XL) && !defined (STM32F10X_CL)
/* #define STM32F10X_LD */ /*!< STM32F10X_LD: STM32 Low density devices */
/* #define STM32F10X_LD_VL */ /*!< STM32F10X_LD_VL: STM32 Low density Value Line devices */
/* #define STM32F10X_MD */ /*!< STM32F10X_MD: STM32 Medium density devices */
/* #define STM32F10X_MD_VL */ /*!< STM32F10X_MD_VL: STM32 Medium density Value Line devices */
/* #define STM32F10X_HD */ /*!< STM32F10X_HD: STM32 High density devices */
/* #define STM32F10X_HD_VL */ /*!< STM32F10X_HD_VL: STM32 High density value line devices */
/* #define STM32F10X_XL */ /*!< STM32F10X_XL: STM32 XL-density devices */
/* #define STM32F10X_CL */ /*!< STM32F10X_CL: STM32 Connectivity line devices */
#endif
/* Tip: To avoid modifying this file each time you need to switch between these
devices, you can define the device in your toolchain compiler preprocessor.
- Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers
where the Flash memory density ranges between 16 and 32 Kbytes.
- Low-density value line devices are STM32F100xx microcontrollers where the Flash
memory density ranges between 16 and 32 Kbytes.
- Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers
where the Flash memory density ranges between 64 and 128 Kbytes.
- Medium-density value line devices are STM32F100xx microcontrollers where the
Flash memory density ranges between 64 and 128 Kbytes.
- High-density devices are STM32F101xx and STM32F103xx microcontrollers where
the Flash memory density ranges between 256 and 512 Kbytes.
- High-density value line devices are STM32F100xx microcontrollers where the
Flash memory density ranges between 256 and 512 Kbytes.
- XL-density devices are STM32F101xx and STM32F103xx microcontrollers where
the Flash memory density ranges between 512 and 1024 Kbytes.
- Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers.
*/
#if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD) && !defined (STM32F10X_HD_VL) && !defined (STM32F10X_XL) && !defined (STM32F10X_CL)
#error "Please select first the target STM32F10x device used in your application (in stm32f10x.h file)"
#endif
#if !defined USE_STDPERIPH_DRIVER
/**
* @brief Comment the line below if you will not use the peripherals drivers.
In this case, these drivers will not be included and the application code will
be based on direct access to peripherals registers
*/
/*#define USE_STDPERIPH_DRIVER*/
#endif
/**
* @brief In the following line adjust the value of External High Speed oscillator (HSE)
used in your application
Tip: To avoid modifying this file each time you need to use different HSE, you
can define the HSE value in your toolchain compiler preprocessor.
*/
#if !defined HSE_VALUE
#ifdef STM32F10X_CL
#define HSE_VALUE ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
#else
#define HSE_VALUE ((uint32_t)8000000) /*!< Value of the External oscillator in Hz */
#endif /* STM32F10X_CL */
#endif /* HSE_VALUE */
/**
* @brief In the following line adjust the External High Speed oscillator (HSE) Startup
Timeout value
*/
#define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500) /*!< Time out for HSE start up */
#define HSI_VALUE ((uint32_t)8000000) /*!< Value of the Internal oscillator in Hz*/
/**
* @brief STM32F10x Standard Peripheral Library version number
*/
#define __STM32F10X_STDPERIPH_VERSION_MAIN (0x03) /*!< [31:16] STM32F10x Standard Peripheral Library main version */
#define __STM32F10X_STDPERIPH_VERSION_SUB1 (0x04) /*!< [15:8] STM32F10x Standard Peripheral Library sub1 version */
#define __STM32F10X_STDPERIPH_VERSION_SUB2 (0x00) /*!< [7:0] STM32F10x Standard Peripheral Library sub2 version */
#define __STM32F10X_STDPERIPH_VERSION ((__STM32F10X_STDPERIPH_VERSION_MAIN << 16)\
| (__STM32F10X_STDPERIPH_VERSION_SUB1 << 8)\
| __STM32F10X_STDPERIPH_VERSION_SUB2)
/**
* @}
*/
/** @addtogroup Configuration_section_for_CMSIS
* @{
*/
/**
* @brief Configuration of the Cortex-M3 Processor and Core Peripherals
*/
#ifdef STM32F10X_XL
#define __MPU_PRESENT 1 /*!< STM32 XL-density devices provide an MPU */
#else
#define __MPU_PRESENT 0 /*!< Other STM32 devices does not provide an MPU */
#endif /* STM32F10X_XL */
#define __NVIC_PRIO_BITS 4 /*!< STM32 uses 4 Bits for the Priority Levels */
#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
/**
* @brief STM32F10x Interrupt Number Definition, according to the selected device
* in @ref Library_configuration_section
*/
typedef enum IRQn
{
/****** Cortex-M3 Processor Exceptions Numbers ***************************************************/
NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt */
BusFault_IRQn = -11, /*!< 5 Cortex-M3 Bus Fault Interrupt */
UsageFault_IRQn = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt */
SVCall_IRQn = -5, /*!< 11 Cortex-M3 SV Call Interrupt */
DebugMonitor_IRQn = -4, /*!< 12 Cortex-M3 Debug Monitor Interrupt */
PendSV_IRQn = -2, /*!< 14 Cortex-M3 Pend SV Interrupt */
SysTick_IRQn = -1, /*!< 15 Cortex-M3 System Tick Interrupt */
/****** STM32 specific Interrupt Numbers *********************************************************/
WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
TAMPER_IRQn = 2, /*!< Tamper Interrupt */
RTC_IRQn = 3, /*!< RTC global Interrupt */
FLASH_IRQn = 4, /*!< FLASH global Interrupt */
RCC_IRQn = 5, /*!< RCC global Interrupt */
EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */
DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 global Interrupt */
DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 global Interrupt */
DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 global Interrupt */
DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 global Interrupt */
DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 global Interrupt */
DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */
#ifdef STM32F10X_LD
ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */
USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */
TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */
TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
USBWakeUp_IRQn = 42 /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
#endif /* STM32F10X_LD */
#ifdef STM32F10X_LD_VL
ADC1_IRQn = 18, /*!< ADC1 global Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */
TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */
TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
CEC_IRQn = 42, /*!< HDMI-CEC Interrupt */
TIM6_DAC_IRQn = 54, /*!< TIM6 and DAC underrun Interrupt */
TIM7_IRQn = 55 /*!< TIM7 Interrupt */
#endif /* STM32F10X_LD_VL */
#ifdef STM32F10X_MD
ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */
USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */
TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */
TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
USART3_IRQn = 39, /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
USBWakeUp_IRQn = 42 /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
#endif /* STM32F10X_MD */
#ifdef STM32F10X_MD_VL
ADC1_IRQn = 18, /*!< ADC1 global Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */
TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */
TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
USART3_IRQn = 39, /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
CEC_IRQn = 42, /*!< HDMI-CEC Interrupt */
TIM6_DAC_IRQn = 54, /*!< TIM6 and DAC underrun Interrupt */
TIM7_IRQn = 55 /*!< TIM7 Interrupt */
#endif /* STM32F10X_MD_VL */
#ifdef STM32F10X_HD
ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */
USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */
TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */
TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
USART3_IRQn = 39, /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
USBWakeUp_IRQn = 42, /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
TIM8_BRK_IRQn = 43, /*!< TIM8 Break Interrupt */
TIM8_UP_IRQn = 44, /*!< TIM8 Update Interrupt */
TIM8_TRG_COM_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt */
TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */
ADC3_IRQn = 47, /*!< ADC3 global Interrupt */
FSMC_IRQn = 48, /*!< FSMC global Interrupt */
SDIO_IRQn = 49, /*!< SDIO global Interrupt */
TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
UART4_IRQn = 52, /*!< UART4 global Interrupt */
UART5_IRQn = 53, /*!< UART5 global Interrupt */
TIM6_IRQn = 54, /*!< TIM6 global Interrupt */
TIM7_IRQn = 55, /*!< TIM7 global Interrupt */
DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */
DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */
DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */
DMA2_Channel4_5_IRQn = 59 /*!< DMA2 Channel 4 and Channel 5 global Interrupt */
#endif /* STM32F10X_HD */
#ifdef STM32F10X_HD_VL
ADC1_IRQn = 18, /*!< ADC1 global Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_TIM15_IRQn = 24, /*!< TIM1 Break and TIM15 Interrupts */
TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 Interrupts */
TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Commutation and TIM17 Interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
USART3_IRQn = 39, /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
CEC_IRQn = 42, /*!< HDMI-CEC Interrupt */
TIM12_IRQn = 43, /*!< TIM12 global Interrupt */
TIM13_IRQn = 44, /*!< TIM13 global Interrupt */
TIM14_IRQn = 45, /*!< TIM14 global Interrupt */
FSMC_IRQn = 48, /*!< FSMC global Interrupt */
TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
UART4_IRQn = 52, /*!< UART4 global Interrupt */
UART5_IRQn = 53, /*!< UART5 global Interrupt */
TIM6_DAC_IRQn = 54, /*!< TIM6 and DAC underrun Interrupt */
TIM7_IRQn = 55, /*!< TIM7 Interrupt */
DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */
DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */
DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */
DMA2_Channel4_5_IRQn = 59, /*!< DMA2 Channel 4 and Channel 5 global Interrupt */
DMA2_Channel5_IRQn = 60 /*!< DMA2 Channel 5 global Interrupt (DMA2 Channel 5 is
mapped at postion 60 only if the MISC_REMAP bit in
the AFIO_MAPR2 register is set) */
#endif /* STM32F10X_HD_VL */
#ifdef STM32F10X_XL
ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
USB_HP_CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */
USB_LP_CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break Interrupt and TIM9 global Interrupt */
TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global Interrupt */
TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
USART3_IRQn = 39, /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
USBWakeUp_IRQn = 42, /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global Interrupt */
TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global Interrupt */
TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare Interrupt */
ADC3_IRQn = 47, /*!< ADC3 global Interrupt */
FSMC_IRQn = 48, /*!< FSMC global Interrupt */
SDIO_IRQn = 49, /*!< SDIO global Interrupt */
TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
UART4_IRQn = 52, /*!< UART4 global Interrupt */
UART5_IRQn = 53, /*!< UART5 global Interrupt */
TIM6_IRQn = 54, /*!< TIM6 global Interrupt */
TIM7_IRQn = 55, /*!< TIM7 global Interrupt */
DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */
DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */
DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */
DMA2_Channel4_5_IRQn = 59 /*!< DMA2 Channel 4 and Channel 5 global Interrupt */
#endif /* STM32F10X_XL */
#ifdef STM32F10X_CL
ADC1_2_IRQn = 18, /*!< ADC1 and ADC2 global Interrupt */
CAN1_TX_IRQn = 19, /*!< USB Device High Priority or CAN1 TX Interrupts */
CAN1_RX0_IRQn = 20, /*!< USB Device Low Priority or CAN1 RX0 Interrupts */
CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */
TIM1_UP_IRQn = 25, /*!< TIM1 Update Interrupt */
TIM1_TRG_COM_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt */
TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
USART3_IRQn = 39, /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS WakeUp from suspend through EXTI Line Interrupt */
TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
UART4_IRQn = 52, /*!< UART4 global Interrupt */
UART5_IRQn = 53, /*!< UART5 global Interrupt */
TIM6_IRQn = 54, /*!< TIM6 global Interrupt */
TIM7_IRQn = 55, /*!< TIM7 global Interrupt */
DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel 1 global Interrupt */
DMA2_Channel2_IRQn = 57, /*!< DMA2 Channel 2 global Interrupt */
DMA2_Channel3_IRQn = 58, /*!< DMA2 Channel 3 global Interrupt */
DMA2_Channel4_IRQn = 59, /*!< DMA2 Channel 4 global Interrupt */
DMA2_Channel5_IRQn = 60, /*!< DMA2 Channel 5 global Interrupt */
ETH_IRQn = 61, /*!< Ethernet global Interrupt */
ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */
CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
OTG_FS_IRQn = 67 /*!< USB OTG FS global Interrupt */
#endif /* STM32F10X_CL */
} IRQn_Type;
/**
* @}
*/
#include "core_cm3.h"
#include "system_stm32f10x.h"
#include <stdint.h>
/** @addtogroup Exported_types
* @{
*/
/*!< STM32F10x Standard Peripheral Library old types (maintained for legacy purpose) */
typedef int32_t s32;
typedef int16_t s16;
typedef int8_t s8;
typedef const int32_t sc32; /*!< Read Only */
typedef const int16_t sc16; /*!< Read Only */
typedef const int8_t sc8; /*!< Read Only */
typedef __IO int32_t vs32;
typedef __IO int16_t vs16;
typedef __IO int8_t vs8;
typedef __I int32_t vsc32; /*!< Read Only */
typedef __I int16_t vsc16; /*!< Read Only */
typedef __I int8_t vsc8; /*!< Read Only */
typedef uint32_t u32;
typedef uint16_t u16;
typedef uint8_t u8;
typedef const uint32_t uc32; /*!< Read Only */
typedef const uint16_t uc16; /*!< Read Only */
typedef const uint8_t uc8; /*!< Read Only */
typedef __IO uint32_t vu32;
typedef __IO uint16_t vu16;
typedef __IO uint8_t vu8;
typedef __I uint32_t vuc32; /*!< Read Only */
typedef __I uint16_t vuc16; /*!< Read Only */
typedef __I uint8_t vuc8; /*!< Read Only */
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
/*!< STM32F10x Standard Peripheral Library old definitions (maintained for legacy purpose) */
#define HSEStartUp_TimeOut HSE_STARTUP_TIMEOUT
#define HSE_Value HSE_VALUE
#define HSI_Value HSI_VALUE
/**
* @}
*/
/** @addtogroup Peripheral_registers_structures
* @{
*/
/**
* @brief Analog to Digital Converter
*/
typedef struct
{
__IO uint32_t SR;
__IO uint32_t CR1;
__IO uint32_t CR2;
__IO uint32_t SMPR1;
__IO uint32_t SMPR2;
__IO uint32_t JOFR1;
__IO uint32_t JOFR2;
__IO uint32_t JOFR3;
__IO uint32_t JOFR4;
__IO uint32_t HTR;
__IO uint32_t LTR;
__IO uint32_t SQR1;
__IO uint32_t SQR2;
__IO uint32_t SQR3;
__IO uint32_t JSQR;
__IO uint32_t JDR1;
__IO uint32_t JDR2;
__IO uint32_t JDR3;
__IO uint32_t JDR4;
__IO uint32_t DR;
} ADC_TypeDef;
/**
* @brief Backup Registers
*/
typedef struct
{
uint32_t RESERVED0;
__IO uint16_t DR1;
uint16_t RESERVED1;
__IO uint16_t DR2;
uint16_t RESERVED2;
__IO uint16_t DR3;
uint16_t RESERVED3;
__IO uint16_t DR4;
uint16_t RESERVED4;
__IO uint16_t DR5;
uint16_t RESERVED5;
__IO uint16_t DR6;
uint16_t RESERVED6;
__IO uint16_t DR7;
uint16_t RESERVED7;
__IO uint16_t DR8;
uint16_t RESERVED8;
__IO uint16_t DR9;
uint16_t RESERVED9;
__IO uint16_t DR10;
uint16_t RESERVED10;
__IO uint16_t RTCCR;
uint16_t RESERVED11;
__IO uint16_t CR;
uint16_t RESERVED12;
__IO uint16_t CSR;
uint16_t RESERVED13[5];
__IO uint16_t DR11;
uint16_t RESERVED14;
__IO uint16_t DR12;
uint16_t RESERVED15;
__IO uint16_t DR13;
uint16_t RESERVED16;
__IO uint16_t DR14;
uint16_t RESERVED17;
__IO uint16_t DR15;
uint16_t RESERVED18;
__IO uint16_t DR16;
uint16_t RESERVED19;
__IO uint16_t DR17;
uint16_t RESERVED20;
__IO uint16_t DR18;
uint16_t RESERVED21;
__IO uint16_t DR19;
uint16_t RESERVED22;
__IO uint16_t DR20;
uint16_t RESERVED23;
__IO uint16_t DR21;
uint16_t RESERVED24;
__IO uint16_t DR22;
uint16_t RESERVED25;
__IO uint16_t DR23;
uint16_t RESERVED26;
__IO uint16_t DR24;
uint16_t RESERVED27;
__IO uint16_t DR25;
uint16_t RESERVED28;
__IO uint16_t DR26;
uint16_t RESERVED29;
__IO uint16_t DR27;
uint16_t RESERVED30;
__IO uint16_t DR28;
uint16_t RESERVED31;
__IO uint16_t DR29;
uint16_t RESERVED32;
__IO uint16_t DR30;
uint16_t RESERVED33;
__IO uint16_t DR31;
uint16_t RESERVED34;
__IO uint16_t DR32;
uint16_t RESERVED35;
__IO uint16_t DR33;
uint16_t RESERVED36;
__IO uint16_t DR34;
uint16_t RESERVED37;
__IO uint16_t DR35;
uint16_t RESERVED38;
__IO uint16_t DR36;
uint16_t RESERVED39;
__IO uint16_t DR37;
uint16_t RESERVED40;
__IO uint16_t DR38;
uint16_t RESERVED41;
__IO uint16_t DR39;
uint16_t RESERVED42;
__IO uint16_t DR40;
uint16_t RESERVED43;
__IO uint16_t DR41;
uint16_t RESERVED44;
__IO uint16_t DR42;
uint16_t RESERVED45;
} BKP_TypeDef;
/**
* @brief Controller Area Network TxMailBox
*/
typedef struct
{
__IO uint32_t TIR;
__IO uint32_t TDTR;
__IO uint32_t TDLR;
__IO uint32_t TDHR;
} CAN_TxMailBox_TypeDef;
/**
* @brief Controller Area Network FIFOMailBox
*/
typedef struct
{
__IO uint32_t RIR;
__IO uint32_t RDTR;
__IO uint32_t RDLR;
__IO uint32_t RDHR;
} CAN_FIFOMailBox_TypeDef;
/**
* @brief Controller Area Network FilterRegister
*/
typedef struct
{
__IO uint32_t FR1;
__IO uint32_t FR2;
} CAN_FilterRegister_TypeDef;
/**
* @brief Controller Area Network
*/
typedef struct
{
__IO uint32_t MCR;
__IO uint32_t MSR;
__IO uint32_t TSR;
__IO uint32_t RF0R;
__IO uint32_t RF1R;
__IO uint32_t IER;
__IO uint32_t ESR;
__IO uint32_t BTR;
uint32_t RESERVED0[88];
CAN_TxMailBox_TypeDef sTxMailBox[3];
CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
uint32_t RESERVED1[12];
__IO uint32_t FMR;
__IO uint32_t FM1R;
uint32_t RESERVED2;
__IO uint32_t FS1R;
uint32_t RESERVED3;
__IO uint32_t FFA1R;
uint32_t RESERVED4;
__IO uint32_t FA1R;
uint32_t RESERVED5[8];
#ifndef STM32F10X_CL
CAN_FilterRegister_TypeDef sFilterRegister[14];
#else
CAN_FilterRegister_TypeDef sFilterRegister[28];
#endif /* STM32F10X_CL */
} CAN_TypeDef;
/**
* @brief Consumer Electronics Control (CEC)
*/
typedef struct
{
__IO uint32_t CFGR;
__IO uint32_t OAR;
__IO uint32_t PRES;
__IO uint32_t ESR;
__IO uint32_t CSR;
__IO uint32_t TXD;
__IO uint32_t RXD;
} CEC_TypeDef;
/**
* @brief CRC calculation unit
*/
typedef struct
{
__IO uint32_t DR;
__IO uint8_t IDR;
uint8_t RESERVED0;
uint16_t RESERVED1;
__IO uint32_t CR;
} CRC_TypeDef;
/**
* @brief Digital to Analog Converter
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t SWTRIGR;
__IO uint32_t DHR12R1;
__IO uint32_t DHR12L1;
__IO uint32_t DHR8R1;
__IO uint32_t DHR12R2;
__IO uint32_t DHR12L2;
__IO uint32_t DHR8R2;
__IO uint32_t DHR12RD;
__IO uint32_t DHR12LD;
__IO uint32_t DHR8RD;
__IO uint32_t DOR1;
__IO uint32_t DOR2;
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
__IO uint32_t SR;
#endif
} DAC_TypeDef;
/**
* @brief Debug MCU
*/
typedef struct
{
__IO uint32_t IDCODE;
__IO uint32_t CR;
}DBGMCU_TypeDef;
/**
* @brief DMA Controller
*/
typedef struct
{
__IO uint32_t CCR;
__IO uint32_t CNDTR;
__IO uint32_t CPAR;
__IO uint32_t CMAR;
} DMA_Channel_TypeDef;
typedef struct
{
__IO uint32_t ISR;
__IO uint32_t IFCR;
} DMA_TypeDef;
/**
* @brief Ethernet MAC
*/
typedef struct
{
__IO uint32_t MACCR;
__IO uint32_t MACFFR;
__IO uint32_t MACHTHR;
__IO uint32_t MACHTLR;
__IO uint32_t MACMIIAR;
__IO uint32_t MACMIIDR;
__IO uint32_t MACFCR;
__IO uint32_t MACVLANTR; /* 8 */
uint32_t RESERVED0[2];
__IO uint32_t MACRWUFFR; /* 11 */
__IO uint32_t MACPMTCSR;
uint32_t RESERVED1[2];
__IO uint32_t MACSR; /* 15 */
__IO uint32_t MACIMR;
__IO uint32_t MACA0HR;
__IO uint32_t MACA0LR;
__IO uint32_t MACA1HR;
__IO uint32_t MACA1LR;
__IO uint32_t MACA2HR;
__IO uint32_t MACA2LR;
__IO uint32_t MACA3HR;
__IO uint32_t MACA3LR; /* 24 */
uint32_t RESERVED2[40];
__IO uint32_t MMCCR; /* 65 */
__IO uint32_t MMCRIR;
__IO uint32_t MMCTIR;
__IO uint32_t MMCRIMR;
__IO uint32_t MMCTIMR; /* 69 */
uint32_t RESERVED3[14];
__IO uint32_t MMCTGFSCCR; /* 84 */
__IO uint32_t MMCTGFMSCCR;
uint32_t RESERVED4[5];
__IO uint32_t MMCTGFCR;
uint32_t RESERVED5[10];
__IO uint32_t MMCRFCECR;
__IO uint32_t MMCRFAECR;
uint32_t RESERVED6[10];
__IO uint32_t MMCRGUFCR;
uint32_t RESERVED7[334];
__IO uint32_t PTPTSCR;
__IO uint32_t PTPSSIR;
__IO uint32_t PTPTSHR;
__IO uint32_t PTPTSLR;
__IO uint32_t PTPTSHUR;
__IO uint32_t PTPTSLUR;
__IO uint32_t PTPTSAR;
__IO uint32_t PTPTTHR;
__IO uint32_t PTPTTLR;
uint32_t RESERVED8[567];
__IO uint32_t DMABMR;
__IO uint32_t DMATPDR;
__IO uint32_t DMARPDR;
__IO uint32_t DMARDLAR;
__IO uint32_t DMATDLAR;
__IO uint32_t DMASR;
__IO uint32_t DMAOMR;
__IO uint32_t DMAIER;
__IO uint32_t DMAMFBOCR;
uint32_t RESERVED9[9];
__IO uint32_t DMACHTDR;
__IO uint32_t DMACHRDR;
__IO uint32_t DMACHTBAR;
__IO uint32_t DMACHRBAR;
} ETH_TypeDef;
/**
* @brief External Interrupt/Event Controller
*/
typedef struct
{
__IO uint32_t IMR;
__IO uint32_t EMR;
__IO uint32_t RTSR;
__IO uint32_t FTSR;
__IO uint32_t SWIER;
__IO uint32_t PR;
} EXTI_TypeDef;
/**
* @brief FLASH Registers
*/
typedef struct
{
__IO uint32_t ACR;
__IO uint32_t KEYR;
__IO uint32_t OPTKEYR;
__IO uint32_t SR;
__IO uint32_t CR;
__IO uint32_t AR;
__IO uint32_t RESERVED;
__IO uint32_t OBR;
__IO uint32_t WRPR;
#ifdef STM32F10X_XL
uint32_t RESERVED1[8];
__IO uint32_t KEYR2;
uint32_t RESERVED2;
__IO uint32_t SR2;
__IO uint32_t CR2;
__IO uint32_t AR2;
#endif /* STM32F10X_XL */
} FLASH_TypeDef;
/**
* @brief Option Bytes Registers
*/
typedef struct
{
__IO uint16_t RDP;
__IO uint16_t USER;
__IO uint16_t Data0;
__IO uint16_t Data1;
__IO uint16_t WRP0;
__IO uint16_t WRP1;
__IO uint16_t WRP2;
__IO uint16_t WRP3;
} OB_TypeDef;
/**
* @brief Flexible Static Memory Controller
*/
typedef struct
{
__IO uint32_t BTCR[8];
} FSMC_Bank1_TypeDef;
/**
* @brief Flexible Static Memory Controller Bank1E
*/
typedef struct
{
__IO uint32_t BWTR[7];
} FSMC_Bank1E_TypeDef;
/**
* @brief Flexible Static Memory Controller Bank2
*/
typedef struct
{
__IO uint32_t PCR2;
__IO uint32_t SR2;
__IO uint32_t PMEM2;
__IO uint32_t PATT2;
uint32_t RESERVED0;
__IO uint32_t ECCR2;
} FSMC_Bank2_TypeDef;
/**
* @brief Flexible Static Memory Controller Bank3
*/
typedef struct
{
__IO uint32_t PCR3;
__IO uint32_t SR3;
__IO uint32_t PMEM3;
__IO uint32_t PATT3;
uint32_t RESERVED0;
__IO uint32_t ECCR3;
} FSMC_Bank3_TypeDef;
/**
* @brief Flexible Static Memory Controller Bank4
*/
typedef struct
{
__IO uint32_t PCR4;
__IO uint32_t SR4;
__IO uint32_t PMEM4;
__IO uint32_t PATT4;
__IO uint32_t PIO4;
} FSMC_Bank4_TypeDef;
/**
* @brief General Purpose I/O
*/
typedef struct
{
__IO uint32_t CRL;
__IO uint32_t CRH;
__IO uint32_t IDR;
__IO uint32_t ODR;
__IO uint32_t BSRR;
__IO uint32_t BRR;
__IO uint32_t LCKR;
} GPIO_TypeDef;
/**
* @brief Alternate Function I/O
*/
typedef struct
{
__IO uint32_t EVCR;
__IO uint32_t MAPR;
__IO uint32_t EXTICR[4];
uint32_t RESERVED0;
__IO uint32_t MAPR2;
} AFIO_TypeDef;
/**
* @brief Inter-integrated Circuit Interface
*/
typedef struct
{
__IO uint16_t CR1;
uint16_t RESERVED0;
__IO uint16_t CR2;
uint16_t RESERVED1;
__IO uint16_t OAR1;
uint16_t RESERVED2;
__IO uint16_t OAR2;
uint16_t RESERVED3;
__IO uint16_t DR;
uint16_t RESERVED4;
__IO uint16_t SR1;
uint16_t RESERVED5;
__IO uint16_t SR2;
uint16_t RESERVED6;
__IO uint16_t CCR;
uint16_t RESERVED7;
__IO uint16_t TRISE;
uint16_t RESERVED8;
} I2C_TypeDef;
/**
* @brief Independent WATCHDOG
*/
typedef struct
{
__IO uint32_t KR;
__IO uint32_t PR;
__IO uint32_t RLR;
__IO uint32_t SR;
} IWDG_TypeDef;
/**
* @brief Power Control
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t CSR;
} PWR_TypeDef;
/**
* @brief Reset and Clock Control
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t CFGR;
__IO uint32_t CIR;
__IO uint32_t APB2RSTR;
__IO uint32_t APB1RSTR;
__IO uint32_t AHBENR;
__IO uint32_t APB2ENR;
__IO uint32_t APB1ENR;
__IO uint32_t BDCR;
__IO uint32_t CSR;
#ifdef STM32F10X_CL
__IO uint32_t AHBRSTR;
__IO uint32_t CFGR2;
#endif /* STM32F10X_CL */
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
uint32_t RESERVED0;
__IO uint32_t CFGR2;
#endif /* STM32F10X_LD_VL || STM32F10X_MD_VL || STM32F10X_HD_VL */
} RCC_TypeDef;
/**
* @brief Real-Time Clock
*/
typedef struct
{
__IO uint16_t CRH;
uint16_t RESERVED0;
__IO uint16_t CRL;
uint16_t RESERVED1;
__IO uint16_t PRLH;
uint16_t RESERVED2;
__IO uint16_t PRLL;
uint16_t RESERVED3;
__IO uint16_t DIVH;
uint16_t RESERVED4;
__IO uint16_t DIVL;
uint16_t RESERVED5;
__IO uint16_t CNTH;
uint16_t RESERVED6;
__IO uint16_t CNTL;
uint16_t RESERVED7;
__IO uint16_t ALRH;
uint16_t RESERVED8;
__IO uint16_t ALRL;
uint16_t RESERVED9;
} RTC_TypeDef;
/**
* @brief SD host Interface
*/
typedef struct
{
__IO uint32_t POWER;
__IO uint32_t CLKCR;
__IO uint32_t ARG;
__IO uint32_t CMD;
__I uint32_t RESPCMD;
__I uint32_t RESP1;
__I uint32_t RESP2;
__I uint32_t RESP3;
__I uint32_t RESP4;
__IO uint32_t DTIMER;
__IO uint32_t DLEN;
__IO uint32_t DCTRL;
__I uint32_t DCOUNT;
__I uint32_t STA;
__IO uint32_t ICR;
__IO uint32_t MASK;
uint32_t RESERVED0[2];
__I uint32_t FIFOCNT;
uint32_t RESERVED1[13];
__IO uint32_t FIFO;
} SDIO_TypeDef;
/**
* @brief Serial Peripheral Interface
*/
typedef struct
{
__IO uint16_t CR1;
uint16_t RESERVED0;
__IO uint16_t CR2;
uint16_t RESERVED1;
__IO uint16_t SR;
uint16_t RESERVED2;
__IO uint16_t DR;
uint16_t RESERVED3;
__IO uint16_t CRCPR;
uint16_t RESERVED4;
__IO uint16_t RXCRCR;
uint16_t RESERVED5;
__IO uint16_t TXCRCR;
uint16_t RESERVED6;
__IO uint16_t I2SCFGR;
uint16_t RESERVED7;
__IO uint16_t I2SPR;
uint16_t RESERVED8;
} SPI_TypeDef;
/**
* @brief TIM
*/
typedef struct
{
__IO uint16_t CR1;
uint16_t RESERVED0;
__IO uint16_t CR2;
uint16_t RESERVED1;
__IO uint16_t SMCR;
uint16_t RESERVED2;
__IO uint16_t DIER;
uint16_t RESERVED3;
__IO uint16_t SR;
uint16_t RESERVED4;
__IO uint16_t EGR;
uint16_t RESERVED5;
__IO uint16_t CCMR1;
uint16_t RESERVED6;
__IO uint16_t CCMR2;
uint16_t RESERVED7;
__IO uint16_t CCER;
uint16_t RESERVED8;
__IO uint16_t CNT;
uint16_t RESERVED9;
__IO uint16_t PSC;
uint16_t RESERVED10;
__IO uint16_t ARR;
uint16_t RESERVED11;
__IO uint16_t RCR;
uint16_t RESERVED12;
__IO uint16_t CCR1;
uint16_t RESERVED13;
__IO uint16_t CCR2;
uint16_t RESERVED14;
__IO uint16_t CCR3;
uint16_t RESERVED15;
__IO uint16_t CCR4;
uint16_t RESERVED16;
__IO uint16_t BDTR;
uint16_t RESERVED17;
__IO uint16_t DCR;
uint16_t RESERVED18;
__IO uint16_t DMAR;
uint16_t RESERVED19;
} TIM_TypeDef;
/**
* @brief Universal Synchronous Asynchronous Receiver Transmitter
*/
typedef struct
{
__IO uint16_t SR;
uint16_t RESERVED0;
__IO uint16_t DR;
uint16_t RESERVED1;
__IO uint16_t BRR;
uint16_t RESERVED2;
__IO uint16_t CR1;
uint16_t RESERVED3;
__IO uint16_t CR2;
uint16_t RESERVED4;
__IO uint16_t CR3;
uint16_t RESERVED5;
__IO uint16_t GTPR;
uint16_t RESERVED6;
} USART_TypeDef;
/**
* @brief Window WATCHDOG
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t CFR;
__IO uint32_t SR;
} WWDG_TypeDef;
/**
* @}
*/
/** @addtogroup Peripheral_memory_map
* @{
*/
#define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH base address in the alias region */
#define SRAM_BASE ((uint32_t)0x20000000) /*!< SRAM base address in the alias region */
#define PERIPH_BASE ((uint32_t)0x40000000) /*!< Peripheral base address in the alias region */
#define SRAM_BB_BASE ((uint32_t)0x22000000) /*!< SRAM base address in the bit-band region */
#define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the bit-band region */
#define FSMC_R_BASE ((uint32_t)0xA0000000) /*!< FSMC registers base address */
/*!< Peripheral memory map */
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE (PERIPH_BASE + 0x10000)
#define AHBPERIPH_BASE (PERIPH_BASE + 0x20000)
#define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
#define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
#define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
#define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
#define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
#define TIM12_BASE (APB1PERIPH_BASE + 0x1800)
#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
#define TIM14_BASE (APB1PERIPH_BASE + 0x2000)
#define RTC_BASE (APB1PERIPH_BASE + 0x2800)
#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
#define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
#define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
#define USART2_BASE (APB1PERIPH_BASE + 0x4400)
#define USART3_BASE (APB1PERIPH_BASE + 0x4800)
#define UART4_BASE (APB1PERIPH_BASE + 0x4C00)
#define UART5_BASE (APB1PERIPH_BASE + 0x5000)
#define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
#define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
#define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
#define CAN2_BASE (APB1PERIPH_BASE + 0x6800)
#define BKP_BASE (APB1PERIPH_BASE + 0x6C00)
#define PWR_BASE (APB1PERIPH_BASE + 0x7000)
#define DAC_BASE (APB1PERIPH_BASE + 0x7400)
#define CEC_BASE (APB1PERIPH_BASE + 0x7800)
#define AFIO_BASE (APB2PERIPH_BASE + 0x0000)
#define EXTI_BASE (APB2PERIPH_BASE + 0x0400)
#define GPIOA_BASE (APB2PERIPH_BASE + 0x0800)
#define GPIOB_BASE (APB2PERIPH_BASE + 0x0C00)
#define GPIOC_BASE (APB2PERIPH_BASE + 0x1000)
#define GPIOD_BASE (APB2PERIPH_BASE + 0x1400)
#define GPIOE_BASE (APB2PERIPH_BASE + 0x1800)
#define GPIOF_BASE (APB2PERIPH_BASE + 0x1C00)
#define GPIOG_BASE (APB2PERIPH_BASE + 0x2000)
#define ADC1_BASE (APB2PERIPH_BASE + 0x2400)
#define ADC2_BASE (APB2PERIPH_BASE + 0x2800)
#define TIM1_BASE (APB2PERIPH_BASE + 0x2C00)
#define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
#define TIM8_BASE (APB2PERIPH_BASE + 0x3400)
#define USART1_BASE (APB2PERIPH_BASE + 0x3800)
#define ADC3_BASE (APB2PERIPH_BASE + 0x3C00)
#define TIM15_BASE (APB2PERIPH_BASE + 0x4000)
#define TIM16_BASE (APB2PERIPH_BASE + 0x4400)
#define TIM17_BASE (APB2PERIPH_BASE + 0x4800)
#define TIM9_BASE (APB2PERIPH_BASE + 0x4C00)
#define TIM10_BASE (APB2PERIPH_BASE + 0x5000)
#define TIM11_BASE (APB2PERIPH_BASE + 0x5400)
#define SDIO_BASE (PERIPH_BASE + 0x18000)
#define DMA1_BASE (AHBPERIPH_BASE + 0x0000)
#define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008)
#define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C)
#define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030)
#define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044)
#define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058)
#define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C)
#define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080)
#define DMA2_BASE (AHBPERIPH_BASE + 0x0400)
#define DMA2_Channel1_BASE (AHBPERIPH_BASE + 0x0408)
#define DMA2_Channel2_BASE (AHBPERIPH_BASE + 0x041C)
#define DMA2_Channel3_BASE (AHBPERIPH_BASE + 0x0430)
#define DMA2_Channel4_BASE (AHBPERIPH_BASE + 0x0444)
#define DMA2_Channel5_BASE (AHBPERIPH_BASE + 0x0458)
#define RCC_BASE (AHBPERIPH_BASE + 0x1000)
#define CRC_BASE (AHBPERIPH_BASE + 0x3000)
#define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000) /*!< Flash registers base address */
#define OB_BASE ((uint32_t)0x1FFFF800) /*!< Flash Option Bytes base address */
#define ETH_BASE (AHBPERIPH_BASE + 0x8000)
#define ETH_MAC_BASE (ETH_BASE)
#define ETH_MMC_BASE (ETH_BASE + 0x0100)
#define ETH_PTP_BASE (ETH_BASE + 0x0700)
#define ETH_DMA_BASE (ETH_BASE + 0x1000)
#define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000) /*!< FSMC Bank1 registers base address */
#define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104) /*!< FSMC Bank1E registers base address */
#define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060) /*!< FSMC Bank2 registers base address */
#define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080) /*!< FSMC Bank3 registers base address */
#define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0) /*!< FSMC Bank4 registers base address */
#define DBGMCU_BASE ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */
/**
* @}
*/
/** @addtogroup Peripheral_declaration
* @{
*/
#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
#define TIM4 ((TIM_TypeDef *) TIM4_BASE)
#define TIM5 ((TIM_TypeDef *) TIM5_BASE)
#define TIM6 ((TIM_TypeDef *) TIM6_BASE)
#define TIM7 ((TIM_TypeDef *) TIM7_BASE)
#define TIM12 ((TIM_TypeDef *) TIM12_BASE)
#define TIM13 ((TIM_TypeDef *) TIM13_BASE)
#define TIM14 ((TIM_TypeDef *) TIM14_BASE)
#define RTC ((RTC_TypeDef *) RTC_BASE)
#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
#define USART2 ((USART_TypeDef *) USART2_BASE)
#define USART3 ((USART_TypeDef *) USART3_BASE)
#define UART4 ((USART_TypeDef *) UART4_BASE)
#define UART5 ((USART_TypeDef *) UART5_BASE)
#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
#define CAN2 ((CAN_TypeDef *) CAN2_BASE)
#define BKP ((BKP_TypeDef *) BKP_BASE)
#define PWR ((PWR_TypeDef *) PWR_BASE)
#define DAC ((DAC_TypeDef *) DAC_BASE)
#define CEC ((CEC_TypeDef *) CEC_BASE)
#define AFIO ((AFIO_TypeDef *) AFIO_BASE)
#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
#define ADC2 ((ADC_TypeDef *) ADC2_BASE)
#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
#define TIM8 ((TIM_TypeDef *) TIM8_BASE)
#define USART1 ((USART_TypeDef *) USART1_BASE)
#define ADC3 ((ADC_TypeDef *) ADC3_BASE)
#define TIM15 ((TIM_TypeDef *) TIM15_BASE)
#define TIM16 ((TIM_TypeDef *) TIM16_BASE)
#define TIM17 ((TIM_TypeDef *) TIM17_BASE)
#define TIM9 ((TIM_TypeDef *) TIM9_BASE)
#define TIM10 ((TIM_TypeDef *) TIM10_BASE)
#define TIM11 ((TIM_TypeDef *) TIM11_BASE)
#define SDIO ((SDIO_TypeDef *) SDIO_BASE)
#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
#define DMA2 ((DMA_TypeDef *) DMA2_BASE)
#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
#define RCC ((RCC_TypeDef *) RCC_BASE)
#define CRC ((CRC_TypeDef *) CRC_BASE)
#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
#define OB ((OB_TypeDef *) OB_BASE)
#define ETH ((ETH_TypeDef *) ETH_BASE)
#define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
#define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
#define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
#define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
#define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
/**
* @}
*/
/** @addtogroup Exported_constants
* @{
*/
/** @addtogroup Peripheral_Registers_Bits_Definition
* @{
*/
/******************************************************************************/
/* Peripheral Registers_Bits_Definition */
/******************************************************************************/
/******************************************************************************/
/* */
/* CRC calculation unit */
/* */
/******************************************************************************/
/******************* Bit definition for CRC_DR register *********************/
#define CRC_DR_DR ((uint32_t)0xFFFFFFFF) /*!< Data register bits */
/******************* Bit definition for CRC_IDR register ********************/
#define CRC_IDR_IDR ((uint8_t)0xFF) /*!< General-purpose 8-bit data register bits */
/******************** Bit definition for CRC_CR register ********************/
#define CRC_CR_RESET ((uint8_t)0x01) /*!< RESET bit */
/******************************************************************************/
/* */
/* Power Control */
/* */
/******************************************************************************/
/******************** Bit definition for PWR_CR register ********************/
#define PWR_CR_LPDS ((uint16_t)0x0001) /*!< Low-Power Deepsleep */
#define PWR_CR_PDDS ((uint16_t)0x0002) /*!< Power Down Deepsleep */
#define PWR_CR_CWUF ((uint16_t)0x0004) /*!< Clear Wakeup Flag */
#define PWR_CR_CSBF ((uint16_t)0x0008) /*!< Clear Standby Flag */
#define PWR_CR_PVDE ((uint16_t)0x0010) /*!< Power Voltage Detector Enable */
#define PWR_CR_PLS ((uint16_t)0x00E0) /*!< PLS[2:0] bits (PVD Level Selection) */
#define PWR_CR_PLS_0 ((uint16_t)0x0020) /*!< Bit 0 */
#define PWR_CR_PLS_1 ((uint16_t)0x0040) /*!< Bit 1 */
#define PWR_CR_PLS_2 ((uint16_t)0x0080) /*!< Bit 2 */
/*!< PVD level configuration */
#define PWR_CR_PLS_2V2 ((uint16_t)0x0000) /*!< PVD level 2.2V */
#define PWR_CR_PLS_2V3 ((uint16_t)0x0020) /*!< PVD level 2.3V */
#define PWR_CR_PLS_2V4 ((uint16_t)0x0040) /*!< PVD level 2.4V */
#define PWR_CR_PLS_2V5 ((uint16_t)0x0060) /*!< PVD level 2.5V */
#define PWR_CR_PLS_2V6 ((uint16_t)0x0080) /*!< PVD level 2.6V */
#define PWR_CR_PLS_2V7 ((uint16_t)0x00A0) /*!< PVD level 2.7V */
#define PWR_CR_PLS_2V8 ((uint16_t)0x00C0) /*!< PVD level 2.8V */
#define PWR_CR_PLS_2V9 ((uint16_t)0x00E0) /*!< PVD level 2.9V */
#define PWR_CR_DBP ((uint16_t)0x0100) /*!< Disable Backup Domain write protection */
/******************* Bit definition for PWR_CSR register ********************/
#define PWR_CSR_WUF ((uint16_t)0x0001) /*!< Wakeup Flag */
#define PWR_CSR_SBF ((uint16_t)0x0002) /*!< Standby Flag */
#define PWR_CSR_PVDO ((uint16_t)0x0004) /*!< PVD Output */
#define PWR_CSR_EWUP ((uint16_t)0x0100) /*!< Enable WKUP pin */
/******************************************************************************/
/* */
/* Backup registers */
/* */
/******************************************************************************/
/******************* Bit definition for BKP_DR1 register ********************/
#define BKP_DR1_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR2 register ********************/
#define BKP_DR2_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR3 register ********************/
#define BKP_DR3_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR4 register ********************/
#define BKP_DR4_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR5 register ********************/
#define BKP_DR5_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR6 register ********************/
#define BKP_DR6_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR7 register ********************/
#define BKP_DR7_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR8 register ********************/
#define BKP_DR8_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR9 register ********************/
#define BKP_DR9_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR10 register *******************/
#define BKP_DR10_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR11 register *******************/
#define BKP_DR11_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR12 register *******************/
#define BKP_DR12_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR13 register *******************/
#define BKP_DR13_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR14 register *******************/
#define BKP_DR14_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR15 register *******************/
#define BKP_DR15_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR16 register *******************/
#define BKP_DR16_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR17 register *******************/
#define BKP_DR17_D ((uint16_t)0xFFFF) /*!< Backup data */
/****************** Bit definition for BKP_DR18 register ********************/
#define BKP_DR18_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR19 register *******************/
#define BKP_DR19_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR20 register *******************/
#define BKP_DR20_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR21 register *******************/
#define BKP_DR21_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR22 register *******************/
#define BKP_DR22_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR23 register *******************/
#define BKP_DR23_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR24 register *******************/
#define BKP_DR24_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR25 register *******************/
#define BKP_DR25_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR26 register *******************/
#define BKP_DR26_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR27 register *******************/
#define BKP_DR27_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR28 register *******************/
#define BKP_DR28_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR29 register *******************/
#define BKP_DR29_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR30 register *******************/
#define BKP_DR30_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR31 register *******************/
#define BKP_DR31_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR32 register *******************/
#define BKP_DR32_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR33 register *******************/
#define BKP_DR33_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR34 register *******************/
#define BKP_DR34_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR35 register *******************/
#define BKP_DR35_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR36 register *******************/
#define BKP_DR36_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR37 register *******************/
#define BKP_DR37_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR38 register *******************/
#define BKP_DR38_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR39 register *******************/
#define BKP_DR39_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR40 register *******************/
#define BKP_DR40_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR41 register *******************/
#define BKP_DR41_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR42 register *******************/
#define BKP_DR42_D ((uint16_t)0xFFFF) /*!< Backup data */
/****************** Bit definition for BKP_RTCCR register *******************/
#define BKP_RTCCR_CAL ((uint16_t)0x007F) /*!< Calibration value */
#define BKP_RTCCR_CCO ((uint16_t)0x0080) /*!< Calibration Clock Output */
#define BKP_RTCCR_ASOE ((uint16_t)0x0100) /*!< Alarm or Second Output Enable */
#define BKP_RTCCR_ASOS ((uint16_t)0x0200) /*!< Alarm or Second Output Selection */
/******************** Bit definition for BKP_CR register ********************/
#define BKP_CR_TPE ((uint8_t)0x01) /*!< TAMPER pin enable */
#define BKP_CR_TPAL ((uint8_t)0x02) /*!< TAMPER pin active level */
/******************* Bit definition for BKP_CSR register ********************/
#define BKP_CSR_CTE ((uint16_t)0x0001) /*!< Clear Tamper event */
#define BKP_CSR_CTI ((uint16_t)0x0002) /*!< Clear Tamper Interrupt */
#define BKP_CSR_TPIE ((uint16_t)0x0004) /*!< TAMPER Pin interrupt enable */
#define BKP_CSR_TEF ((uint16_t)0x0100) /*!< Tamper Event Flag */
#define BKP_CSR_TIF ((uint16_t)0x0200) /*!< Tamper Interrupt Flag */
/******************************************************************************/
/* */
/* Reset and Clock Control */
/* */
/******************************************************************************/
/******************** Bit definition for RCC_CR register ********************/
#define RCC_CR_HSION ((uint32_t)0x00000001) /*!< Internal High Speed clock enable */
#define RCC_CR_HSIRDY ((uint32_t)0x00000002) /*!< Internal High Speed clock ready flag */
#define RCC_CR_HSITRIM ((uint32_t)0x000000F8) /*!< Internal High Speed clock trimming */
#define RCC_CR_HSICAL ((uint32_t)0x0000FF00) /*!< Internal High Speed clock Calibration */
#define RCC_CR_HSEON ((uint32_t)0x00010000) /*!< External High Speed clock enable */
#define RCC_CR_HSERDY ((uint32_t)0x00020000) /*!< External High Speed clock ready flag */
#define RCC_CR_HSEBYP ((uint32_t)0x00040000) /*!< External High Speed clock Bypass */
#define RCC_CR_CSSON ((uint32_t)0x00080000) /*!< Clock Security System enable */
#define RCC_CR_PLLON ((uint32_t)0x01000000) /*!< PLL enable */
#define RCC_CR_PLLRDY ((uint32_t)0x02000000) /*!< PLL clock ready flag */
#ifdef STM32F10X_CL
#define RCC_CR_PLL2ON ((uint32_t)0x04000000) /*!< PLL2 enable */
#define RCC_CR_PLL2RDY ((uint32_t)0x08000000) /*!< PLL2 clock ready flag */
#define RCC_CR_PLL3ON ((uint32_t)0x10000000) /*!< PLL3 enable */
#define RCC_CR_PLL3RDY ((uint32_t)0x20000000) /*!< PLL3 clock ready flag */
#endif /* STM32F10X_CL */
/******************* Bit definition for RCC_CFGR register *******************/
/*!< SW configuration */
#define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
#define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
#define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
#define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
#define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
/*!< SWS configuration */
#define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
#define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
#define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
#define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
#define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
#define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
/*!< HPRE configuration */
#define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
#define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
#define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
#define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
#define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
#define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
#define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
#define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
#define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
#define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
#define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
#define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
#define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
/*!< PPRE1 configuration */
#define RCC_CFGR_PPRE1 ((uint32_t)0x00000700) /*!< PRE1[2:0] bits (APB1 prescaler) */
#define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) /*!< Bit 2 */
#define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
#define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!< HCLK divided by 2 */
#define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!< HCLK divided by 4 */
#define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!< HCLK divided by 8 */
#define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!< HCLK divided by 16 */
/*!< PPRE2 configuration */
#define RCC_CFGR_PPRE2 ((uint32_t)0x00003800) /*!< PRE2[2:0] bits (APB2 prescaler) */
#define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) /*!< Bit 0 */
#define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) /*!< Bit 1 */
#define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) /*!< Bit 2 */
#define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
#define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!< HCLK divided by 2 */
#define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!< HCLK divided by 4 */
#define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!< HCLK divided by 8 */
#define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!< HCLK divided by 16 */
/*!< ADCPPRE configuration */
#define RCC_CFGR_ADCPRE ((uint32_t)0x0000C000) /*!< ADCPRE[1:0] bits (ADC prescaler) */
#define RCC_CFGR_ADCPRE_0 ((uint32_t)0x00004000) /*!< Bit 0 */
#define RCC_CFGR_ADCPRE_1 ((uint32_t)0x00008000) /*!< Bit 1 */
#define RCC_CFGR_ADCPRE_DIV2 ((uint32_t)0x00000000) /*!< PCLK2 divided by 2 */
#define RCC_CFGR_ADCPRE_DIV4 ((uint32_t)0x00004000) /*!< PCLK2 divided by 4 */
#define RCC_CFGR_ADCPRE_DIV6 ((uint32_t)0x00008000) /*!< PCLK2 divided by 6 */
#define RCC_CFGR_ADCPRE_DIV8 ((uint32_t)0x0000C000) /*!< PCLK2 divided by 8 */
#define RCC_CFGR_PLLSRC ((uint32_t)0x00010000) /*!< PLL entry clock source */
#define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) /*!< HSE divider for PLL entry */
/*!< PLLMUL configuration */
#define RCC_CFGR_PLLMULL ((uint32_t)0x003C0000) /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
#define RCC_CFGR_PLLMULL_0 ((uint32_t)0x00040000) /*!< Bit 0 */
#define RCC_CFGR_PLLMULL_1 ((uint32_t)0x00080000) /*!< Bit 1 */
#define RCC_CFGR_PLLMULL_2 ((uint32_t)0x00100000) /*!< Bit 2 */
#define RCC_CFGR_PLLMULL_3 ((uint32_t)0x00200000) /*!< Bit 3 */
#ifdef STM32F10X_CL
#define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */
#define RCC_CFGR_PLLSRC_PREDIV1 ((uint32_t)0x00010000) /*!< PREDIV1 clock selected as PLL entry clock source */
#define RCC_CFGR_PLLXTPRE_PREDIV1 ((uint32_t)0x00000000) /*!< PREDIV1 clock not divided for PLL entry */
#define RCC_CFGR_PLLXTPRE_PREDIV1_Div2 ((uint32_t)0x00020000) /*!< PREDIV1 clock divided by 2 for PLL entry */
#define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock * 4 */
#define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock * 5 */
#define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock * 6 */
#define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock * 7 */
#define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock * 8 */
#define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock * 9 */
#define RCC_CFGR_PLLMULL6_5 ((uint32_t)0x00340000) /*!< PLL input clock * 6.5 */
#define RCC_CFGR_OTGFSPRE ((uint32_t)0x00400000) /*!< USB OTG FS prescaler */
/*!< MCO configuration */
#define RCC_CFGR_MCO ((uint32_t)0x0F000000) /*!< MCO[3:0] bits (Microcontroller Clock Output) */
#define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */
#define RCC_CFGR_MCO_3 ((uint32_t)0x08000000) /*!< Bit 3 */
#define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
#define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */
#define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */
#define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */
#define RCC_CFGR_MCO_PLLCLK_Div2 ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */
#define RCC_CFGR_MCO_PLL2CLK ((uint32_t)0x08000000) /*!< PLL2 clock selected as MCO source*/
#define RCC_CFGR_MCO_PLL3CLK_Div2 ((uint32_t)0x09000000) /*!< PLL3 clock divided by 2 selected as MCO source*/
#define RCC_CFGR_MCO_Ext_HSE ((uint32_t)0x0A000000) /*!< XT1 external 3-25 MHz oscillator clock selected as MCO source */
#define RCC_CFGR_MCO_PLL3CLK ((uint32_t)0x0B000000) /*!< PLL3 clock selected as MCO source */
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
#define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */
#define RCC_CFGR_PLLSRC_PREDIV1 ((uint32_t)0x00010000) /*!< PREDIV1 clock selected as PLL entry clock source */
#define RCC_CFGR_PLLXTPRE_PREDIV1 ((uint32_t)0x00000000) /*!< PREDIV1 clock not divided for PLL entry */
#define RCC_CFGR_PLLXTPRE_PREDIV1_Div2 ((uint32_t)0x00020000) /*!< PREDIV1 clock divided by 2 for PLL entry */
#define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */
#define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!< PLL input clock*3 */
#define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock*4 */
#define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock*5 */
#define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock*6 */
#define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock*7 */
#define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock*8 */
#define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock*9 */
#define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!< PLL input clock10 */
#define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!< PLL input clock*11 */
#define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!< PLL input clock*12 */
#define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!< PLL input clock*13 */
#define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!< PLL input clock*14 */
#define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!< PLL input clock*15 */
#define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!< PLL input clock*16 */
/*!< MCO configuration */
#define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */
#define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */
#define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
#define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */
#define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */
#define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */
#define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */
#else
#define RCC_CFGR_PLLSRC_HSI_Div2 ((uint32_t)0x00000000) /*!< HSI clock divided by 2 selected as PLL entry clock source */
#define RCC_CFGR_PLLSRC_HSE ((uint32_t)0x00010000) /*!< HSE clock selected as PLL entry clock source */
#define RCC_CFGR_PLLXTPRE_HSE ((uint32_t)0x00000000) /*!< HSE clock not divided for PLL entry */
#define RCC_CFGR_PLLXTPRE_HSE_Div2 ((uint32_t)0x00020000) /*!< HSE clock divided by 2 for PLL entry */
#define RCC_CFGR_PLLMULL2 ((uint32_t)0x00000000) /*!< PLL input clock*2 */
#define RCC_CFGR_PLLMULL3 ((uint32_t)0x00040000) /*!< PLL input clock*3 */
#define RCC_CFGR_PLLMULL4 ((uint32_t)0x00080000) /*!< PLL input clock*4 */
#define RCC_CFGR_PLLMULL5 ((uint32_t)0x000C0000) /*!< PLL input clock*5 */
#define RCC_CFGR_PLLMULL6 ((uint32_t)0x00100000) /*!< PLL input clock*6 */
#define RCC_CFGR_PLLMULL7 ((uint32_t)0x00140000) /*!< PLL input clock*7 */
#define RCC_CFGR_PLLMULL8 ((uint32_t)0x00180000) /*!< PLL input clock*8 */
#define RCC_CFGR_PLLMULL9 ((uint32_t)0x001C0000) /*!< PLL input clock*9 */
#define RCC_CFGR_PLLMULL10 ((uint32_t)0x00200000) /*!< PLL input clock10 */
#define RCC_CFGR_PLLMULL11 ((uint32_t)0x00240000) /*!< PLL input clock*11 */
#define RCC_CFGR_PLLMULL12 ((uint32_t)0x00280000) /*!< PLL input clock*12 */
#define RCC_CFGR_PLLMULL13 ((uint32_t)0x002C0000) /*!< PLL input clock*13 */
#define RCC_CFGR_PLLMULL14 ((uint32_t)0x00300000) /*!< PLL input clock*14 */
#define RCC_CFGR_PLLMULL15 ((uint32_t)0x00340000) /*!< PLL input clock*15 */
#define RCC_CFGR_PLLMULL16 ((uint32_t)0x00380000) /*!< PLL input clock*16 */
#define RCC_CFGR_USBPRE ((uint32_t)0x00400000) /*!< USB Device prescaler */
/*!< MCO configuration */
#define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */
#define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */
#define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
#define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected as MCO source */
#define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< HSI clock selected as MCO source */
#define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< HSE clock selected as MCO source */
#define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected as MCO source */
#endif /* STM32F10X_CL */
/*!<****************** Bit definition for RCC_CIR register ********************/
#define RCC_CIR_LSIRDYF ((uint32_t)0x00000001) /*!< LSI Ready Interrupt flag */
#define RCC_CIR_LSERDYF ((uint32_t)0x00000002) /*!< LSE Ready Interrupt flag */
#define RCC_CIR_HSIRDYF ((uint32_t)0x00000004) /*!< HSI Ready Interrupt flag */
#define RCC_CIR_HSERDYF ((uint32_t)0x00000008) /*!< HSE Ready Interrupt flag */
#define RCC_CIR_PLLRDYF ((uint32_t)0x00000010) /*!< PLL Ready Interrupt flag */
#define RCC_CIR_CSSF ((uint32_t)0x00000080) /*!< Clock Security System Interrupt flag */
#define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100) /*!< LSI Ready Interrupt Enable */
#define RCC_CIR_LSERDYIE ((uint32_t)0x00000200) /*!< LSE Ready Interrupt Enable */
#define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400) /*!< HSI Ready Interrupt Enable */
#define RCC_CIR_HSERDYIE ((uint32_t)0x00000800) /*!< HSE Ready Interrupt Enable */
#define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000) /*!< PLL Ready Interrupt Enable */
#define RCC_CIR_LSIRDYC ((uint32_t)0x00010000) /*!< LSI Ready Interrupt Clear */
#define RCC_CIR_LSERDYC ((uint32_t)0x00020000) /*!< LSE Ready Interrupt Clear */
#define RCC_CIR_HSIRDYC ((uint32_t)0x00040000) /*!< HSI Ready Interrupt Clear */
#define RCC_CIR_HSERDYC ((uint32_t)0x00080000) /*!< HSE Ready Interrupt Clear */
#define RCC_CIR_PLLRDYC ((uint32_t)0x00100000) /*!< PLL Ready Interrupt Clear */
#define RCC_CIR_CSSC ((uint32_t)0x00800000) /*!< Clock Security System Interrupt Clear */
#ifdef STM32F10X_CL
#define RCC_CIR_PLL2RDYF ((uint32_t)0x00000020) /*!< PLL2 Ready Interrupt flag */
#define RCC_CIR_PLL3RDYF ((uint32_t)0x00000040) /*!< PLL3 Ready Interrupt flag */
#define RCC_CIR_PLL2RDYIE ((uint32_t)0x00002000) /*!< PLL2 Ready Interrupt Enable */
#define RCC_CIR_PLL3RDYIE ((uint32_t)0x00004000) /*!< PLL3 Ready Interrupt Enable */
#define RCC_CIR_PLL2RDYC ((uint32_t)0x00200000) /*!< PLL2 Ready Interrupt Clear */
#define RCC_CIR_PLL3RDYC ((uint32_t)0x00400000) /*!< PLL3 Ready Interrupt Clear */
#endif /* STM32F10X_CL */
/***************** Bit definition for RCC_APB2RSTR register *****************/
#define RCC_APB2RSTR_AFIORST ((uint32_t)0x00000001) /*!< Alternate Function I/O reset */
#define RCC_APB2RSTR_IOPARST ((uint32_t)0x00000004) /*!< I/O port A reset */
#define RCC_APB2RSTR_IOPBRST ((uint32_t)0x00000008) /*!< I/O port B reset */
#define RCC_APB2RSTR_IOPCRST ((uint32_t)0x00000010) /*!< I/O port C reset */
#define RCC_APB2RSTR_IOPDRST ((uint32_t)0x00000020) /*!< I/O port D reset */
#define RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200) /*!< ADC 1 interface reset */
#if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL)
#define RCC_APB2RSTR_ADC2RST ((uint32_t)0x00000400) /*!< ADC 2 interface reset */
#endif
#define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800) /*!< TIM1 Timer reset */
#define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) /*!< SPI 1 reset */
#define RCC_APB2RSTR_USART1RST ((uint32_t)0x00004000) /*!< USART1 reset */
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
#define RCC_APB2RSTR_TIM15RST ((uint32_t)0x00010000) /*!< TIM15 Timer reset */
#define RCC_APB2RSTR_TIM16RST ((uint32_t)0x00020000) /*!< TIM16 Timer reset */
#define RCC_APB2RSTR_TIM17RST ((uint32_t)0x00040000) /*!< TIM17 Timer reset */
#endif
#if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL)
#define RCC_APB2RSTR_IOPERST ((uint32_t)0x00000040) /*!< I/O port E reset */
#endif /* STM32F10X_LD && STM32F10X_LD_VL */
#if defined (STM32F10X_HD) || defined (STM32F10X_XL)
#define RCC_APB2RSTR_IOPFRST ((uint32_t)0x00000080) /*!< I/O port F reset */
#define RCC_APB2RSTR_IOPGRST ((uint32_t)0x00000100) /*!< I/O port G reset */
#define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00002000) /*!< TIM8 Timer reset */
#define RCC_APB2RSTR_ADC3RST ((uint32_t)0x00008000) /*!< ADC3 interface reset */
#endif
#if defined (STM32F10X_HD_VL)
#define RCC_APB2RSTR_IOPFRST ((uint32_t)0x00000080) /*!< I/O port F reset */
#define RCC_APB2RSTR_IOPGRST ((uint32_t)0x00000100) /*!< I/O port G reset */
#endif
#ifdef STM32F10X_XL
#define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00080000) /*!< TIM9 Timer reset */
#define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00100000) /*!< TIM10 Timer reset */
#define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00200000) /*!< TIM11 Timer reset */
#endif /* STM32F10X_XL */
/***************** Bit definition for RCC_APB1RSTR register *****************/
#define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) /*!< Timer 2 reset */
#define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) /*!< Timer 3 reset */
#define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) /*!< Window Watchdog reset */
#define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000) /*!< USART 2 reset */
#define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) /*!< I2C 1 reset */
#if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL)
#define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000) /*!< CAN1 reset */
#endif
#define RCC_APB1RSTR_BKPRST ((uint32_t)0x08000000) /*!< Backup interface reset */
#define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) /*!< Power interface reset */
#if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL)
#define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004) /*!< Timer 4 reset */
#define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000) /*!< SPI 2 reset */
#define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000) /*!< RUSART 3 reset */
#define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000) /*!< I2C 2 reset */
#endif /* STM32F10X_LD && STM32F10X_LD_VL */
#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD) || defined (STM32F10X_XL)
#define RCC_APB1RSTR_USBRST ((uint32_t)0x00800000) /*!< USB Device reset */
#endif
#if defined (STM32F10X_HD) || defined (STM32F10X_CL) || defined (STM32F10X_XL)
#define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) /*!< Timer 5 reset */
#define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!< Timer 6 reset */
#define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!< Timer 7 reset */
#define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) /*!< SPI 3 reset */
#define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000) /*!< UART 4 reset */
#define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000) /*!< UART 5 reset */
#define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000) /*!< DAC interface reset */
#endif
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
#define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010) /*!< Timer 6 reset */
#define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020) /*!< Timer 7 reset */
#define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000) /*!< DAC interface reset */
#define RCC_APB1RSTR_CECRST ((uint32_t)0x40000000) /*!< CEC interface reset */
#endif
#if defined (STM32F10X_HD_VL)
#define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008) /*!< Timer 5 reset */
#define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040) /*!< TIM12 Timer reset */
#define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080) /*!< TIM13 Timer reset */
#define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100) /*!< TIM14 Timer reset */
#define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000) /*!< SPI 3 reset */
#define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000) /*!< UART 4 reset */
#define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000) /*!< UART 5 reset */
#endif
#ifdef STM32F10X_CL
#define RCC_APB1RSTR_CAN2RST ((uint32_t)0x04000000) /*!< CAN2 reset */
#endif /* STM32F10X_CL */
#ifdef STM32F10X_XL
#define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040) /*!< TIM12 Timer reset */
#define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080) /*!< TIM13 Timer reset */
#define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100) /*!< TIM14 Timer reset */
#endif /* STM32F10X_XL */
/****************** Bit definition for RCC_AHBENR register ******************/
#define RCC_AHBENR_DMA1EN ((uint16_t)0x0001) /*!< DMA1 clock enable */
#define RCC_AHBENR_SRAMEN ((uint16_t)0x0004) /*!< SRAM interface clock enable */
#define RCC_AHBENR_FLITFEN ((uint16_t)0x0010) /*!< FLITF clock enable */
#define RCC_AHBENR_CRCEN ((uint16_t)0x0040) /*!< CRC clock enable */
#if defined (STM32F10X_HD) || defined (STM32F10X_CL) || defined (STM32F10X_HD_VL)
#define RCC_AHBENR_DMA2EN ((uint16_t)0x0002) /*!< DMA2 clock enable */
#endif
#if defined (STM32F10X_HD) || defined (STM32F10X_XL)
#define RCC_AHBENR_FSMCEN ((uint16_t)0x0100) /*!< FSMC clock enable */
#define RCC_AHBENR_SDIOEN ((uint16_t)0x0400) /*!< SDIO clock enable */
#endif
#if defined (STM32F10X_HD_VL)
#define RCC_AHBENR_FSMCEN ((uint16_t)0x0100) /*!< FSMC clock enable */
#endif
#ifdef STM32F10X_CL
#define RCC_AHBENR_OTGFSEN ((uint32_t)0x00001000) /*!< USB OTG FS clock enable */
#define RCC_AHBENR_ETHMACEN ((uint32_t)0x00004000) /*!< ETHERNET MAC clock enable */
#define RCC_AHBENR_ETHMACTXEN ((uint32_t)0x00008000) /*!< ETHERNET MAC Tx clock enable */
#define RCC_AHBENR_ETHMACRXEN ((uint32_t)0x00010000) /*!< ETHERNET MAC Rx clock enable */
#endif /* STM32F10X_CL */
/****************** Bit definition for RCC_APB2ENR register *****************/
#define RCC_APB2ENR_AFIOEN ((uint32_t)0x00000001) /*!< Alternate Function I/O clock enable */
#define RCC_APB2ENR_IOPAEN ((uint32_t)0x00000004) /*!< I/O port A clock enable */
#define RCC_APB2ENR_IOPBEN ((uint32_t)0x00000008) /*!< I/O port B clock enable */
#define RCC_APB2ENR_IOPCEN ((uint32_t)0x00000010) /*!< I/O port C clock enable */
#define RCC_APB2ENR_IOPDEN ((uint32_t)0x00000020) /*!< I/O port D clock enable */
#define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200) /*!< ADC 1 interface clock enable */
#if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL)
#define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000400) /*!< ADC 2 interface clock enable */
#endif
#define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800) /*!< TIM1 Timer clock enable */
#define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) /*!< SPI 1 clock enable */
#define RCC_APB2ENR_USART1EN ((uint32_t)0x00004000) /*!< USART1 clock enable */
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
#define RCC_APB2ENR_TIM15EN ((uint32_t)0x00010000) /*!< TIM15 Timer clock enable */
#define RCC_APB2ENR_TIM16EN ((uint32_t)0x00020000) /*!< TIM16 Timer clock enable */
#define RCC_APB2ENR_TIM17EN ((uint32_t)0x00040000) /*!< TIM17 Timer clock enable */
#endif
#if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL)
#define RCC_APB2ENR_IOPEEN ((uint32_t)0x00000040) /*!< I/O port E clock enable */
#endif /* STM32F10X_LD && STM32F10X_LD_VL */
#if defined (STM32F10X_HD) || defined (STM32F10X_XL)
#define RCC_APB2ENR_IOPFEN ((uint32_t)0x00000080) /*!< I/O port F clock enable */
#define RCC_APB2ENR_IOPGEN ((uint32_t)0x00000100) /*!< I/O port G clock enable */
#define RCC_APB2ENR_TIM8EN ((uint32_t)0x00002000) /*!< TIM8 Timer clock enable */
#define RCC_APB2ENR_ADC3EN ((uint32_t)0x00008000) /*!< DMA1 clock enable */
#endif
#if defined (STM32F10X_HD_VL)
#define RCC_APB2ENR_IOPFEN ((uint32_t)0x00000080) /*!< I/O port F clock enable */
#define RCC_APB2ENR_IOPGEN ((uint32_t)0x00000100) /*!< I/O port G clock enable */
#endif
#ifdef STM32F10X_XL
#define RCC_APB2ENR_TIM9EN ((uint32_t)0x00080000) /*!< TIM9 Timer clock enable */
#define RCC_APB2ENR_TIM10EN ((uint32_t)0x00100000) /*!< TIM10 Timer clock enable */
#define RCC_APB2ENR_TIM11EN ((uint32_t)0x00200000) /*!< TIM11 Timer clock enable */
#endif
/***************** Bit definition for RCC_APB1ENR register ******************/
#define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) /*!< Timer 2 clock enabled*/
#define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) /*!< Timer 3 clock enable */
#define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) /*!< Window Watchdog clock enable */
#define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000) /*!< USART 2 clock enable */
#define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) /*!< I2C 1 clock enable */
#if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL)
#define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000) /*!< CAN1 clock enable */
#endif
#define RCC_APB1ENR_BKPEN ((uint32_t)0x08000000) /*!< Backup interface clock enable */
#define RCC_APB1ENR_PWREN ((uint32_t)0x10000000) /*!< Power interface clock enable */
#if !defined (STM32F10X_LD) && !defined (STM32F10X_LD_VL)
#define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004) /*!< Timer 4 clock enable */
#define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000) /*!< SPI 2 clock enable */
#define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000) /*!< USART 3 clock enable */
#define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000) /*!< I2C 2 clock enable */
#endif /* STM32F10X_LD && STM32F10X_LD_VL */
#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD)
#define RCC_APB1ENR_USBEN ((uint32_t)0x00800000) /*!< USB Device clock enable */
#endif
#if defined (STM32F10X_HD) || defined (STM32F10X_CL)
#define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) /*!< Timer 5 clock enable */
#define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!< Timer 6 clock enable */
#define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!< Timer 7 clock enable */
#define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) /*!< SPI 3 clock enable */
#define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000) /*!< UART 4 clock enable */
#define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000) /*!< UART 5 clock enable */
#define RCC_APB1ENR_DACEN ((uint32_t)0x20000000) /*!< DAC interface clock enable */
#endif
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
#define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010) /*!< Timer 6 clock enable */
#define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020) /*!< Timer 7 clock enable */
#define RCC_APB1ENR_DACEN ((uint32_t)0x20000000) /*!< DAC interface clock enable */
#define RCC_APB1ENR_CECEN ((uint32_t)0x40000000) /*!< CEC interface clock enable */
#endif
#ifdef STM32F10X_HD_VL
#define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008) /*!< Timer 5 clock enable */
#define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040) /*!< TIM12 Timer clock enable */
#define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080) /*!< TIM13 Timer clock enable */
#define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100) /*!< TIM14 Timer clock enable */
#define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000) /*!< SPI 3 clock enable */
#define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000) /*!< UART 4 clock enable */
#define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000) /*!< UART 5 clock enable */
#endif /* STM32F10X_HD_VL */
#ifdef STM32F10X_CL
#define RCC_APB1ENR_CAN2EN ((uint32_t)0x04000000) /*!< CAN2 clock enable */
#endif /* STM32F10X_CL */
#ifdef STM32F10X_XL
#define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040) /*!< TIM12 Timer clock enable */
#define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080) /*!< TIM13 Timer clock enable */
#define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100) /*!< TIM14 Timer clock enable */
#endif /* STM32F10X_XL */
/******************* Bit definition for RCC_BDCR register *******************/
#define RCC_BDCR_LSEON ((uint32_t)0x00000001) /*!< External Low Speed oscillator enable */
#define RCC_BDCR_LSERDY ((uint32_t)0x00000002) /*!< External Low Speed oscillator Ready */
#define RCC_BDCR_LSEBYP ((uint32_t)0x00000004) /*!< External Low Speed oscillator Bypass */
#define RCC_BDCR_RTCSEL ((uint32_t)0x00000300) /*!< RTCSEL[1:0] bits (RTC clock source selection) */
#define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200) /*!< Bit 1 */
/*!< RTC congiguration */
#define RCC_BDCR_RTCSEL_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
#define RCC_BDCR_RTCSEL_LSE ((uint32_t)0x00000100) /*!< LSE oscillator clock used as RTC clock */
#define RCC_BDCR_RTCSEL_LSI ((uint32_t)0x00000200) /*!< LSI oscillator clock used as RTC clock */
#define RCC_BDCR_RTCSEL_HSE ((uint32_t)0x00000300) /*!< HSE oscillator clock divided by 128 used as RTC clock */
#define RCC_BDCR_RTCEN ((uint32_t)0x00008000) /*!< RTC clock enable */
#define RCC_BDCR_BDRST ((uint32_t)0x00010000) /*!< Backup domain software reset */
/******************* Bit definition for RCC_CSR register ********************/
#define RCC_CSR_LSION ((uint32_t)0x00000001) /*!< Internal Low Speed oscillator enable */
#define RCC_CSR_LSIRDY ((uint32_t)0x00000002) /*!< Internal Low Speed oscillator Ready */
#define RCC_CSR_RMVF ((uint32_t)0x01000000) /*!< Remove reset flag */
#define RCC_CSR_PINRSTF ((uint32_t)0x04000000) /*!< PIN reset flag */
#define RCC_CSR_PORRSTF ((uint32_t)0x08000000) /*!< POR/PDR reset flag */
#define RCC_CSR_SFTRSTF ((uint32_t)0x10000000) /*!< Software Reset flag */
#define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) /*!< Independent Watchdog reset flag */
#define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) /*!< Window watchdog reset flag */
#define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) /*!< Low-Power reset flag */
#ifdef STM32F10X_CL
/******************* Bit definition for RCC_AHBRSTR register ****************/
#define RCC_AHBRSTR_OTGFSRST ((uint32_t)0x00001000) /*!< USB OTG FS reset */
#define RCC_AHBRSTR_ETHMACRST ((uint32_t)0x00004000) /*!< ETHERNET MAC reset */
/******************* Bit definition for RCC_CFGR2 register ******************/
/*!< PREDIV1 configuration */
#define RCC_CFGR2_PREDIV1 ((uint32_t)0x0000000F) /*!< PREDIV1[3:0] bits */
#define RCC_CFGR2_PREDIV1_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define RCC_CFGR2_PREDIV1_1 ((uint32_t)0x00000002) /*!< Bit 1 */
#define RCC_CFGR2_PREDIV1_2 ((uint32_t)0x00000004) /*!< Bit 2 */
#define RCC_CFGR2_PREDIV1_3 ((uint32_t)0x00000008) /*!< Bit 3 */
#define RCC_CFGR2_PREDIV1_DIV1 ((uint32_t)0x00000000) /*!< PREDIV1 input clock not divided */
#define RCC_CFGR2_PREDIV1_DIV2 ((uint32_t)0x00000001) /*!< PREDIV1 input clock divided by 2 */
#define RCC_CFGR2_PREDIV1_DIV3 ((uint32_t)0x00000002) /*!< PREDIV1 input clock divided by 3 */
#define RCC_CFGR2_PREDIV1_DIV4 ((uint32_t)0x00000003) /*!< PREDIV1 input clock divided by 4 */
#define RCC_CFGR2_PREDIV1_DIV5 ((uint32_t)0x00000004) /*!< PREDIV1 input clock divided by 5 */
#define RCC_CFGR2_PREDIV1_DIV6 ((uint32_t)0x00000005) /*!< PREDIV1 input clock divided by 6 */
#define RCC_CFGR2_PREDIV1_DIV7 ((uint32_t)0x00000006) /*!< PREDIV1 input clock divided by 7 */
#define RCC_CFGR2_PREDIV1_DIV8 ((uint32_t)0x00000007) /*!< PREDIV1 input clock divided by 8 */
#define RCC_CFGR2_PREDIV1_DIV9 ((uint32_t)0x00000008) /*!< PREDIV1 input clock divided by 9 */
#define RCC_CFGR2_PREDIV1_DIV10 ((uint32_t)0x00000009) /*!< PREDIV1 input clock divided by 10 */
#define RCC_CFGR2_PREDIV1_DIV11 ((uint32_t)0x0000000A) /*!< PREDIV1 input clock divided by 11 */
#define RCC_CFGR2_PREDIV1_DIV12 ((uint32_t)0x0000000B) /*!< PREDIV1 input clock divided by 12 */
#define RCC_CFGR2_PREDIV1_DIV13 ((uint32_t)0x0000000C) /*!< PREDIV1 input clock divided by 13 */
#define RCC_CFGR2_PREDIV1_DIV14 ((uint32_t)0x0000000D) /*!< PREDIV1 input clock divided by 14 */
#define RCC_CFGR2_PREDIV1_DIV15 ((uint32_t)0x0000000E) /*!< PREDIV1 input clock divided by 15 */
#define RCC_CFGR2_PREDIV1_DIV16 ((uint32_t)0x0000000F) /*!< PREDIV1 input clock divided by 16 */
/*!< PREDIV2 configuration */
#define RCC_CFGR2_PREDIV2 ((uint32_t)0x000000F0) /*!< PREDIV2[3:0] bits */
#define RCC_CFGR2_PREDIV2_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define RCC_CFGR2_PREDIV2_1 ((uint32_t)0x00000020) /*!< Bit 1 */
#define RCC_CFGR2_PREDIV2_2 ((uint32_t)0x00000040) /*!< Bit 2 */
#define RCC_CFGR2_PREDIV2_3 ((uint32_t)0x00000080) /*!< Bit 3 */
#define RCC_CFGR2_PREDIV2_DIV1 ((uint32_t)0x00000000) /*!< PREDIV2 input clock not divided */
#define RCC_CFGR2_PREDIV2_DIV2 ((uint32_t)0x00000010) /*!< PREDIV2 input clock divided by 2 */
#define RCC_CFGR2_PREDIV2_DIV3 ((uint32_t)0x00000020) /*!< PREDIV2 input clock divided by 3 */
#define RCC_CFGR2_PREDIV2_DIV4 ((uint32_t)0x00000030) /*!< PREDIV2 input clock divided by 4 */
#define RCC_CFGR2_PREDIV2_DIV5 ((uint32_t)0x00000040) /*!< PREDIV2 input clock divided by 5 */
#define RCC_CFGR2_PREDIV2_DIV6 ((uint32_t)0x00000050) /*!< PREDIV2 input clock divided by 6 */
#define RCC_CFGR2_PREDIV2_DIV7 ((uint32_t)0x00000060) /*!< PREDIV2 input clock divided by 7 */
#define RCC_CFGR2_PREDIV2_DIV8 ((uint32_t)0x00000070) /*!< PREDIV2 input clock divided by 8 */
#define RCC_CFGR2_PREDIV2_DIV9 ((uint32_t)0x00000080) /*!< PREDIV2 input clock divided by 9 */
#define RCC_CFGR2_PREDIV2_DIV10 ((uint32_t)0x00000090) /*!< PREDIV2 input clock divided by 10 */
#define RCC_CFGR2_PREDIV2_DIV11 ((uint32_t)0x000000A0) /*!< PREDIV2 input clock divided by 11 */
#define RCC_CFGR2_PREDIV2_DIV12 ((uint32_t)0x000000B0) /*!< PREDIV2 input clock divided by 12 */
#define RCC_CFGR2_PREDIV2_DIV13 ((uint32_t)0x000000C0) /*!< PREDIV2 input clock divided by 13 */
#define RCC_CFGR2_PREDIV2_DIV14 ((uint32_t)0x000000D0) /*!< PREDIV2 input clock divided by 14 */
#define RCC_CFGR2_PREDIV2_DIV15 ((uint32_t)0x000000E0) /*!< PREDIV2 input clock divided by 15 */
#define RCC_CFGR2_PREDIV2_DIV16 ((uint32_t)0x000000F0) /*!< PREDIV2 input clock divided by 16 */
/*!< PLL2MUL configuration */
#define RCC_CFGR2_PLL2MUL ((uint32_t)0x00000F00) /*!< PLL2MUL[3:0] bits */
#define RCC_CFGR2_PLL2MUL_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define RCC_CFGR2_PLL2MUL_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define RCC_CFGR2_PLL2MUL_2 ((uint32_t)0x00000400) /*!< Bit 2 */
#define RCC_CFGR2_PLL2MUL_3 ((uint32_t)0x00000800) /*!< Bit 3 */
#define RCC_CFGR2_PLL2MUL8 ((uint32_t)0x00000600) /*!< PLL2 input clock * 8 */
#define RCC_CFGR2_PLL2MUL9 ((uint32_t)0x00000700) /*!< PLL2 input clock * 9 */
#define RCC_CFGR2_PLL2MUL10 ((uint32_t)0x00000800) /*!< PLL2 input clock * 10 */
#define RCC_CFGR2_PLL2MUL11 ((uint32_t)0x00000900) /*!< PLL2 input clock * 11 */
#define RCC_CFGR2_PLL2MUL12 ((uint32_t)0x00000A00) /*!< PLL2 input clock * 12 */
#define RCC_CFGR2_PLL2MUL13 ((uint32_t)0x00000B00) /*!< PLL2 input clock * 13 */
#define RCC_CFGR2_PLL2MUL14 ((uint32_t)0x00000C00) /*!< PLL2 input clock * 14 */
#define RCC_CFGR2_PLL2MUL16 ((uint32_t)0x00000E00) /*!< PLL2 input clock * 16 */
#define RCC_CFGR2_PLL2MUL20 ((uint32_t)0x00000F00) /*!< PLL2 input clock * 20 */
/*!< PLL3MUL configuration */
#define RCC_CFGR2_PLL3MUL ((uint32_t)0x0000F000) /*!< PLL3MUL[3:0] bits */
#define RCC_CFGR2_PLL3MUL_0 ((uint32_t)0x00001000) /*!< Bit 0 */
#define RCC_CFGR2_PLL3MUL_1 ((uint32_t)0x00002000) /*!< Bit 1 */
#define RCC_CFGR2_PLL3MUL_2 ((uint32_t)0x00004000) /*!< Bit 2 */
#define RCC_CFGR2_PLL3MUL_3 ((uint32_t)0x00008000) /*!< Bit 3 */
#define RCC_CFGR2_PLL3MUL8 ((uint32_t)0x00006000) /*!< PLL3 input clock * 8 */
#define RCC_CFGR2_PLL3MUL9 ((uint32_t)0x00007000) /*!< PLL3 input clock * 9 */
#define RCC_CFGR2_PLL3MUL10 ((uint32_t)0x00008000) /*!< PLL3 input clock * 10 */
#define RCC_CFGR2_PLL3MUL11 ((uint32_t)0x00009000) /*!< PLL3 input clock * 11 */
#define RCC_CFGR2_PLL3MUL12 ((uint32_t)0x0000A000) /*!< PLL3 input clock * 12 */
#define RCC_CFGR2_PLL3MUL13 ((uint32_t)0x0000B000) /*!< PLL3 input clock * 13 */
#define RCC_CFGR2_PLL3MUL14 ((uint32_t)0x0000C000) /*!< PLL3 input clock * 14 */
#define RCC_CFGR2_PLL3MUL16 ((uint32_t)0x0000E000) /*!< PLL3 input clock * 16 */
#define RCC_CFGR2_PLL3MUL20 ((uint32_t)0x0000F000) /*!< PLL3 input clock * 20 */
#define RCC_CFGR2_PREDIV1SRC ((uint32_t)0x00010000) /*!< PREDIV1 entry clock source */
#define RCC_CFGR2_PREDIV1SRC_PLL2 ((uint32_t)0x00010000) /*!< PLL2 selected as PREDIV1 entry clock source */
#define RCC_CFGR2_PREDIV1SRC_HSE ((uint32_t)0x00000000) /*!< HSE selected as PREDIV1 entry clock source */
#define RCC_CFGR2_I2S2SRC ((uint32_t)0x00020000) /*!< I2S2 entry clock source */
#define RCC_CFGR2_I2S3SRC ((uint32_t)0x00040000) /*!< I2S3 clock source */
#endif /* STM32F10X_CL */
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
/******************* Bit definition for RCC_CFGR2 register ******************/
/*!< PREDIV1 configuration */
#define RCC_CFGR2_PREDIV1 ((uint32_t)0x0000000F) /*!< PREDIV1[3:0] bits */
#define RCC_CFGR2_PREDIV1_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define RCC_CFGR2_PREDIV1_1 ((uint32_t)0x00000002) /*!< Bit 1 */
#define RCC_CFGR2_PREDIV1_2 ((uint32_t)0x00000004) /*!< Bit 2 */
#define RCC_CFGR2_PREDIV1_3 ((uint32_t)0x00000008) /*!< Bit 3 */
#define RCC_CFGR2_PREDIV1_DIV1 ((uint32_t)0x00000000) /*!< PREDIV1 input clock not divided */
#define RCC_CFGR2_PREDIV1_DIV2 ((uint32_t)0x00000001) /*!< PREDIV1 input clock divided by 2 */
#define RCC_CFGR2_PREDIV1_DIV3 ((uint32_t)0x00000002) /*!< PREDIV1 input clock divided by 3 */
#define RCC_CFGR2_PREDIV1_DIV4 ((uint32_t)0x00000003) /*!< PREDIV1 input clock divided by 4 */
#define RCC_CFGR2_PREDIV1_DIV5 ((uint32_t)0x00000004) /*!< PREDIV1 input clock divided by 5 */
#define RCC_CFGR2_PREDIV1_DIV6 ((uint32_t)0x00000005) /*!< PREDIV1 input clock divided by 6 */
#define RCC_CFGR2_PREDIV1_DIV7 ((uint32_t)0x00000006) /*!< PREDIV1 input clock divided by 7 */
#define RCC_CFGR2_PREDIV1_DIV8 ((uint32_t)0x00000007) /*!< PREDIV1 input clock divided by 8 */
#define RCC_CFGR2_PREDIV1_DIV9 ((uint32_t)0x00000008) /*!< PREDIV1 input clock divided by 9 */
#define RCC_CFGR2_PREDIV1_DIV10 ((uint32_t)0x00000009) /*!< PREDIV1 input clock divided by 10 */
#define RCC_CFGR2_PREDIV1_DIV11 ((uint32_t)0x0000000A) /*!< PREDIV1 input clock divided by 11 */
#define RCC_CFGR2_PREDIV1_DIV12 ((uint32_t)0x0000000B) /*!< PREDIV1 input clock divided by 12 */
#define RCC_CFGR2_PREDIV1_DIV13 ((uint32_t)0x0000000C) /*!< PREDIV1 input clock divided by 13 */
#define RCC_CFGR2_PREDIV1_DIV14 ((uint32_t)0x0000000D) /*!< PREDIV1 input clock divided by 14 */
#define RCC_CFGR2_PREDIV1_DIV15 ((uint32_t)0x0000000E) /*!< PREDIV1 input clock divided by 15 */
#define RCC_CFGR2_PREDIV1_DIV16 ((uint32_t)0x0000000F) /*!< PREDIV1 input clock divided by 16 */
#endif
/******************************************************************************/
/* */
/* General Purpose and Alternate Function I/O */
/* */
/******************************************************************************/
/******************* Bit definition for GPIO_CRL register *******************/
#define GPIO_CRL_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */
#define GPIO_CRL_MODE0 ((uint32_t)0x00000003) /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */
#define GPIO_CRL_MODE0_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define GPIO_CRL_MODE0_1 ((uint32_t)0x00000002) /*!< Bit 1 */
#define GPIO_CRL_MODE1 ((uint32_t)0x00000030) /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */
#define GPIO_CRL_MODE1_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define GPIO_CRL_MODE1_1 ((uint32_t)0x00000020) /*!< Bit 1 */
#define GPIO_CRL_MODE2 ((uint32_t)0x00000300) /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */
#define GPIO_CRL_MODE2_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define GPIO_CRL_MODE2_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define GPIO_CRL_MODE3 ((uint32_t)0x00003000) /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */
#define GPIO_CRL_MODE3_0 ((uint32_t)0x00001000) /*!< Bit 0 */
#define GPIO_CRL_MODE3_1 ((uint32_t)0x00002000) /*!< Bit 1 */
#define GPIO_CRL_MODE4 ((uint32_t)0x00030000) /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */
#define GPIO_CRL_MODE4_0 ((uint32_t)0x00010000) /*!< Bit 0 */
#define GPIO_CRL_MODE4_1 ((uint32_t)0x00020000) /*!< Bit 1 */
#define GPIO_CRL_MODE5 ((uint32_t)0x00300000) /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */
#define GPIO_CRL_MODE5_0 ((uint32_t)0x00100000) /*!< Bit 0 */
#define GPIO_CRL_MODE5_1 ((uint32_t)0x00200000) /*!< Bit 1 */
#define GPIO_CRL_MODE6 ((uint32_t)0x03000000) /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */
#define GPIO_CRL_MODE6_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define GPIO_CRL_MODE6_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define GPIO_CRL_MODE7 ((uint32_t)0x30000000) /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */
#define GPIO_CRL_MODE7_0 ((uint32_t)0x10000000) /*!< Bit 0 */
#define GPIO_CRL_MODE7_1 ((uint32_t)0x20000000) /*!< Bit 1 */
#define GPIO_CRL_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */
#define GPIO_CRL_CNF0 ((uint32_t)0x0000000C) /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */
#define GPIO_CRL_CNF0_0 ((uint32_t)0x00000004) /*!< Bit 0 */
#define GPIO_CRL_CNF0_1 ((uint32_t)0x00000008) /*!< Bit 1 */
#define GPIO_CRL_CNF1 ((uint32_t)0x000000C0) /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */
#define GPIO_CRL_CNF1_0 ((uint32_t)0x00000040) /*!< Bit 0 */
#define GPIO_CRL_CNF1_1 ((uint32_t)0x00000080) /*!< Bit 1 */
#define GPIO_CRL_CNF2 ((uint32_t)0x00000C00) /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */
#define GPIO_CRL_CNF2_0 ((uint32_t)0x00000400) /*!< Bit 0 */
#define GPIO_CRL_CNF2_1 ((uint32_t)0x00000800) /*!< Bit 1 */
#define GPIO_CRL_CNF3 ((uint32_t)0x0000C000) /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */
#define GPIO_CRL_CNF3_0 ((uint32_t)0x00004000) /*!< Bit 0 */
#define GPIO_CRL_CNF3_1 ((uint32_t)0x00008000) /*!< Bit 1 */
#define GPIO_CRL_CNF4 ((uint32_t)0x000C0000) /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */
#define GPIO_CRL_CNF4_0 ((uint32_t)0x00040000) /*!< Bit 0 */
#define GPIO_CRL_CNF4_1 ((uint32_t)0x00080000) /*!< Bit 1 */
#define GPIO_CRL_CNF5 ((uint32_t)0x00C00000) /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */
#define GPIO_CRL_CNF5_0 ((uint32_t)0x00400000) /*!< Bit 0 */
#define GPIO_CRL_CNF5_1 ((uint32_t)0x00800000) /*!< Bit 1 */
#define GPIO_CRL_CNF6 ((uint32_t)0x0C000000) /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */
#define GPIO_CRL_CNF6_0 ((uint32_t)0x04000000) /*!< Bit 0 */
#define GPIO_CRL_CNF6_1 ((uint32_t)0x08000000) /*!< Bit 1 */
#define GPIO_CRL_CNF7 ((uint32_t)0xC0000000) /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */
#define GPIO_CRL_CNF7_0 ((uint32_t)0x40000000) /*!< Bit 0 */
#define GPIO_CRL_CNF7_1 ((uint32_t)0x80000000) /*!< Bit 1 */
/******************* Bit definition for GPIO_CRH register *******************/
#define GPIO_CRH_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */
#define GPIO_CRH_MODE8 ((uint32_t)0x00000003) /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */
#define GPIO_CRH_MODE8_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define GPIO_CRH_MODE8_1 ((uint32_t)0x00000002) /*!< Bit 1 */
#define GPIO_CRH_MODE9 ((uint32_t)0x00000030) /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */
#define GPIO_CRH_MODE9_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define GPIO_CRH_MODE9_1 ((uint32_t)0x00000020) /*!< Bit 1 */
#define GPIO_CRH_MODE10 ((uint32_t)0x00000300) /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */
#define GPIO_CRH_MODE10_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define GPIO_CRH_MODE10_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define GPIO_CRH_MODE11 ((uint32_t)0x00003000) /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */
#define GPIO_CRH_MODE11_0 ((uint32_t)0x00001000) /*!< Bit 0 */
#define GPIO_CRH_MODE11_1 ((uint32_t)0x00002000) /*!< Bit 1 */
#define GPIO_CRH_MODE12 ((uint32_t)0x00030000) /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */
#define GPIO_CRH_MODE12_0 ((uint32_t)0x00010000) /*!< Bit 0 */
#define GPIO_CRH_MODE12_1 ((uint32_t)0x00020000) /*!< Bit 1 */
#define GPIO_CRH_MODE13 ((uint32_t)0x00300000) /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */
#define GPIO_CRH_MODE13_0 ((uint32_t)0x00100000) /*!< Bit 0 */
#define GPIO_CRH_MODE13_1 ((uint32_t)0x00200000) /*!< Bit 1 */
#define GPIO_CRH_MODE14 ((uint32_t)0x03000000) /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */
#define GPIO_CRH_MODE14_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define GPIO_CRH_MODE14_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define GPIO_CRH_MODE15 ((uint32_t)0x30000000) /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */
#define GPIO_CRH_MODE15_0 ((uint32_t)0x10000000) /*!< Bit 0 */
#define GPIO_CRH_MODE15_1 ((uint32_t)0x20000000) /*!< Bit 1 */
#define GPIO_CRH_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */
#define GPIO_CRH_CNF8 ((uint32_t)0x0000000C) /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */
#define GPIO_CRH_CNF8_0 ((uint32_t)0x00000004) /*!< Bit 0 */
#define GPIO_CRH_CNF8_1 ((uint32_t)0x00000008) /*!< Bit 1 */
#define GPIO_CRH_CNF9 ((uint32_t)0x000000C0) /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */
#define GPIO_CRH_CNF9_0 ((uint32_t)0x00000040) /*!< Bit 0 */
#define GPIO_CRH_CNF9_1 ((uint32_t)0x00000080) /*!< Bit 1 */
#define GPIO_CRH_CNF10 ((uint32_t)0x00000C00) /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */
#define GPIO_CRH_CNF10_0 ((uint32_t)0x00000400) /*!< Bit 0 */
#define GPIO_CRH_CNF10_1 ((uint32_t)0x00000800) /*!< Bit 1 */
#define GPIO_CRH_CNF11 ((uint32_t)0x0000C000) /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */
#define GPIO_CRH_CNF11_0 ((uint32_t)0x00004000) /*!< Bit 0 */
#define GPIO_CRH_CNF11_1 ((uint32_t)0x00008000) /*!< Bit 1 */
#define GPIO_CRH_CNF12 ((uint32_t)0x000C0000) /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */
#define GPIO_CRH_CNF12_0 ((uint32_t)0x00040000) /*!< Bit 0 */
#define GPIO_CRH_CNF12_1 ((uint32_t)0x00080000) /*!< Bit 1 */
#define GPIO_CRH_CNF13 ((uint32_t)0x00C00000) /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */
#define GPIO_CRH_CNF13_0 ((uint32_t)0x00400000) /*!< Bit 0 */
#define GPIO_CRH_CNF13_1 ((uint32_t)0x00800000) /*!< Bit 1 */
#define GPIO_CRH_CNF14 ((uint32_t)0x0C000000) /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */
#define GPIO_CRH_CNF14_0 ((uint32_t)0x04000000) /*!< Bit 0 */
#define GPIO_CRH_CNF14_1 ((uint32_t)0x08000000) /*!< Bit 1 */
#define GPIO_CRH_CNF15 ((uint32_t)0xC0000000) /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */
#define GPIO_CRH_CNF15_0 ((uint32_t)0x40000000) /*!< Bit 0 */
#define GPIO_CRH_CNF15_1 ((uint32_t)0x80000000) /*!< Bit 1 */
/*!<****************** Bit definition for GPIO_IDR register *******************/
#define GPIO_IDR_IDR0 ((uint16_t)0x0001) /*!< Port input data, bit 0 */
#define GPIO_IDR_IDR1 ((uint16_t)0x0002) /*!< Port input data, bit 1 */
#define GPIO_IDR_IDR2 ((uint16_t)0x0004) /*!< Port input data, bit 2 */
#define GPIO_IDR_IDR3 ((uint16_t)0x0008) /*!< Port input data, bit 3 */
#define GPIO_IDR_IDR4 ((uint16_t)0x0010) /*!< Port input data, bit 4 */
#define GPIO_IDR_IDR5 ((uint16_t)0x0020) /*!< Port input data, bit 5 */
#define GPIO_IDR_IDR6 ((uint16_t)0x0040) /*!< Port input data, bit 6 */
#define GPIO_IDR_IDR7 ((uint16_t)0x0080) /*!< Port input data, bit 7 */
#define GPIO_IDR_IDR8 ((uint16_t)0x0100) /*!< Port input data, bit 8 */
#define GPIO_IDR_IDR9 ((uint16_t)0x0200) /*!< Port input data, bit 9 */
#define GPIO_IDR_IDR10 ((uint16_t)0x0400) /*!< Port input data, bit 10 */
#define GPIO_IDR_IDR11 ((uint16_t)0x0800) /*!< Port input data, bit 11 */
#define GPIO_IDR_IDR12 ((uint16_t)0x1000) /*!< Port input data, bit 12 */
#define GPIO_IDR_IDR13 ((uint16_t)0x2000) /*!< Port input data, bit 13 */
#define GPIO_IDR_IDR14 ((uint16_t)0x4000) /*!< Port input data, bit 14 */
#define GPIO_IDR_IDR15 ((uint16_t)0x8000) /*!< Port input data, bit 15 */
/******************* Bit definition for GPIO_ODR register *******************/
#define GPIO_ODR_ODR0 ((uint16_t)0x0001) /*!< Port output data, bit 0 */
#define GPIO_ODR_ODR1 ((uint16_t)0x0002) /*!< Port output data, bit 1 */
#define GPIO_ODR_ODR2 ((uint16_t)0x0004) /*!< Port output data, bit 2 */
#define GPIO_ODR_ODR3 ((uint16_t)0x0008) /*!< Port output data, bit 3 */
#define GPIO_ODR_ODR4 ((uint16_t)0x0010) /*!< Port output data, bit 4 */
#define GPIO_ODR_ODR5 ((uint16_t)0x0020) /*!< Port output data, bit 5 */
#define GPIO_ODR_ODR6 ((uint16_t)0x0040) /*!< Port output data, bit 6 */
#define GPIO_ODR_ODR7 ((uint16_t)0x0080) /*!< Port output data, bit 7 */
#define GPIO_ODR_ODR8 ((uint16_t)0x0100) /*!< Port output data, bit 8 */
#define GPIO_ODR_ODR9 ((uint16_t)0x0200) /*!< Port output data, bit 9 */
#define GPIO_ODR_ODR10 ((uint16_t)0x0400) /*!< Port output data, bit 10 */
#define GPIO_ODR_ODR11 ((uint16_t)0x0800) /*!< Port output data, bit 11 */
#define GPIO_ODR_ODR12 ((uint16_t)0x1000) /*!< Port output data, bit 12 */
#define GPIO_ODR_ODR13 ((uint16_t)0x2000) /*!< Port output data, bit 13 */
#define GPIO_ODR_ODR14 ((uint16_t)0x4000) /*!< Port output data, bit 14 */
#define GPIO_ODR_ODR15 ((uint16_t)0x8000) /*!< Port output data, bit 15 */
/****************** Bit definition for GPIO_BSRR register *******************/
#define GPIO_BSRR_BS0 ((uint32_t)0x00000001) /*!< Port x Set bit 0 */
#define GPIO_BSRR_BS1 ((uint32_t)0x00000002) /*!< Port x Set bit 1 */
#define GPIO_BSRR_BS2 ((uint32_t)0x00000004) /*!< Port x Set bit 2 */
#define GPIO_BSRR_BS3 ((uint32_t)0x00000008) /*!< Port x Set bit 3 */
#define GPIO_BSRR_BS4 ((uint32_t)0x00000010) /*!< Port x Set bit 4 */
#define GPIO_BSRR_BS5 ((uint32_t)0x00000020) /*!< Port x Set bit 5 */
#define GPIO_BSRR_BS6 ((uint32_t)0x00000040) /*!< Port x Set bit 6 */
#define GPIO_BSRR_BS7 ((uint32_t)0x00000080) /*!< Port x Set bit 7 */
#define GPIO_BSRR_BS8 ((uint32_t)0x00000100) /*!< Port x Set bit 8 */
#define GPIO_BSRR_BS9 ((uint32_t)0x00000200) /*!< Port x Set bit 9 */
#define GPIO_BSRR_BS10 ((uint32_t)0x00000400) /*!< Port x Set bit 10 */
#define GPIO_BSRR_BS11 ((uint32_t)0x00000800) /*!< Port x Set bit 11 */
#define GPIO_BSRR_BS12 ((uint32_t)0x00001000) /*!< Port x Set bit 12 */
#define GPIO_BSRR_BS13 ((uint32_t)0x00002000) /*!< Port x Set bit 13 */
#define GPIO_BSRR_BS14 ((uint32_t)0x00004000) /*!< Port x Set bit 14 */
#define GPIO_BSRR_BS15 ((uint32_t)0x00008000) /*!< Port x Set bit 15 */
#define GPIO_BSRR_BR0 ((uint32_t)0x00010000) /*!< Port x Reset bit 0 */
#define GPIO_BSRR_BR1 ((uint32_t)0x00020000) /*!< Port x Reset bit 1 */
#define GPIO_BSRR_BR2 ((uint32_t)0x00040000) /*!< Port x Reset bit 2 */
#define GPIO_BSRR_BR3 ((uint32_t)0x00080000) /*!< Port x Reset bit 3 */
#define GPIO_BSRR_BR4 ((uint32_t)0x00100000) /*!< Port x Reset bit 4 */
#define GPIO_BSRR_BR5 ((uint32_t)0x00200000) /*!< Port x Reset bit 5 */
#define GPIO_BSRR_BR6 ((uint32_t)0x00400000) /*!< Port x Reset bit 6 */
#define GPIO_BSRR_BR7 ((uint32_t)0x00800000) /*!< Port x Reset bit 7 */
#define GPIO_BSRR_BR8 ((uint32_t)0x01000000) /*!< Port x Reset bit 8 */
#define GPIO_BSRR_BR9 ((uint32_t)0x02000000) /*!< Port x Reset bit 9 */
#define GPIO_BSRR_BR10 ((uint32_t)0x04000000) /*!< Port x Reset bit 10 */
#define GPIO_BSRR_BR11 ((uint32_t)0x08000000) /*!< Port x Reset bit 11 */
#define GPIO_BSRR_BR12 ((uint32_t)0x10000000) /*!< Port x Reset bit 12 */
#define GPIO_BSRR_BR13 ((uint32_t)0x20000000) /*!< Port x Reset bit 13 */
#define GPIO_BSRR_BR14 ((uint32_t)0x40000000) /*!< Port x Reset bit 14 */
#define GPIO_BSRR_BR15 ((uint32_t)0x80000000) /*!< Port x Reset bit 15 */
/******************* Bit definition for GPIO_BRR register *******************/
#define GPIO_BRR_BR0 ((uint16_t)0x0001) /*!< Port x Reset bit 0 */
#define GPIO_BRR_BR1 ((uint16_t)0x0002) /*!< Port x Reset bit 1 */
#define GPIO_BRR_BR2 ((uint16_t)0x0004) /*!< Port x Reset bit 2 */
#define GPIO_BRR_BR3 ((uint16_t)0x0008) /*!< Port x Reset bit 3 */
#define GPIO_BRR_BR4 ((uint16_t)0x0010) /*!< Port x Reset bit 4 */
#define GPIO_BRR_BR5 ((uint16_t)0x0020) /*!< Port x Reset bit 5 */
#define GPIO_BRR_BR6 ((uint16_t)0x0040) /*!< Port x Reset bit 6 */
#define GPIO_BRR_BR7 ((uint16_t)0x0080) /*!< Port x Reset bit 7 */
#define GPIO_BRR_BR8 ((uint16_t)0x0100) /*!< Port x Reset bit 8 */
#define GPIO_BRR_BR9 ((uint16_t)0x0200) /*!< Port x Reset bit 9 */
#define GPIO_BRR_BR10 ((uint16_t)0x0400) /*!< Port x Reset bit 10 */
#define GPIO_BRR_BR11 ((uint16_t)0x0800) /*!< Port x Reset bit 11 */
#define GPIO_BRR_BR12 ((uint16_t)0x1000) /*!< Port x Reset bit 12 */
#define GPIO_BRR_BR13 ((uint16_t)0x2000) /*!< Port x Reset bit 13 */
#define GPIO_BRR_BR14 ((uint16_t)0x4000) /*!< Port x Reset bit 14 */
#define GPIO_BRR_BR15 ((uint16_t)0x8000) /*!< Port x Reset bit 15 */
/****************** Bit definition for GPIO_LCKR register *******************/
#define GPIO_LCKR_LCK0 ((uint32_t)0x00000001) /*!< Port x Lock bit 0 */
#define GPIO_LCKR_LCK1 ((uint32_t)0x00000002) /*!< Port x Lock bit 1 */
#define GPIO_LCKR_LCK2 ((uint32_t)0x00000004) /*!< Port x Lock bit 2 */
#define GPIO_LCKR_LCK3 ((uint32_t)0x00000008) /*!< Port x Lock bit 3 */
#define GPIO_LCKR_LCK4 ((uint32_t)0x00000010) /*!< Port x Lock bit 4 */
#define GPIO_LCKR_LCK5 ((uint32_t)0x00000020) /*!< Port x Lock bit 5 */
#define GPIO_LCKR_LCK6 ((uint32_t)0x00000040) /*!< Port x Lock bit 6 */
#define GPIO_LCKR_LCK7 ((uint32_t)0x00000080) /*!< Port x Lock bit 7 */
#define GPIO_LCKR_LCK8 ((uint32_t)0x00000100) /*!< Port x Lock bit 8 */
#define GPIO_LCKR_LCK9 ((uint32_t)0x00000200) /*!< Port x Lock bit 9 */
#define GPIO_LCKR_LCK10 ((uint32_t)0x00000400) /*!< Port x Lock bit 10 */
#define GPIO_LCKR_LCK11 ((uint32_t)0x00000800) /*!< Port x Lock bit 11 */
#define GPIO_LCKR_LCK12 ((uint32_t)0x00001000) /*!< Port x Lock bit 12 */
#define GPIO_LCKR_LCK13 ((uint32_t)0x00002000) /*!< Port x Lock bit 13 */
#define GPIO_LCKR_LCK14 ((uint32_t)0x00004000) /*!< Port x Lock bit 14 */
#define GPIO_LCKR_LCK15 ((uint32_t)0x00008000) /*!< Port x Lock bit 15 */
#define GPIO_LCKR_LCKK ((uint32_t)0x00010000) /*!< Lock key */
/*----------------------------------------------------------------------------*/
/****************** Bit definition for AFIO_EVCR register *******************/
#define AFIO_EVCR_PIN ((uint8_t)0x0F) /*!< PIN[3:0] bits (Pin selection) */
#define AFIO_EVCR_PIN_0 ((uint8_t)0x01) /*!< Bit 0 */
#define AFIO_EVCR_PIN_1 ((uint8_t)0x02) /*!< Bit 1 */
#define AFIO_EVCR_PIN_2 ((uint8_t)0x04) /*!< Bit 2 */
#define AFIO_EVCR_PIN_3 ((uint8_t)0x08) /*!< Bit 3 */
/*!< PIN configuration */
#define AFIO_EVCR_PIN_PX0 ((uint8_t)0x00) /*!< Pin 0 selected */
#define AFIO_EVCR_PIN_PX1 ((uint8_t)0x01) /*!< Pin 1 selected */
#define AFIO_EVCR_PIN_PX2 ((uint8_t)0x02) /*!< Pin 2 selected */
#define AFIO_EVCR_PIN_PX3 ((uint8_t)0x03) /*!< Pin 3 selected */
#define AFIO_EVCR_PIN_PX4 ((uint8_t)0x04) /*!< Pin 4 selected */
#define AFIO_EVCR_PIN_PX5 ((uint8_t)0x05) /*!< Pin 5 selected */
#define AFIO_EVCR_PIN_PX6 ((uint8_t)0x06) /*!< Pin 6 selected */
#define AFIO_EVCR_PIN_PX7 ((uint8_t)0x07) /*!< Pin 7 selected */
#define AFIO_EVCR_PIN_PX8 ((uint8_t)0x08) /*!< Pin 8 selected */
#define AFIO_EVCR_PIN_PX9 ((uint8_t)0x09) /*!< Pin 9 selected */
#define AFIO_EVCR_PIN_PX10 ((uint8_t)0x0A) /*!< Pin 10 selected */
#define AFIO_EVCR_PIN_PX11 ((uint8_t)0x0B) /*!< Pin 11 selected */
#define AFIO_EVCR_PIN_PX12 ((uint8_t)0x0C) /*!< Pin 12 selected */
#define AFIO_EVCR_PIN_PX13 ((uint8_t)0x0D) /*!< Pin 13 selected */
#define AFIO_EVCR_PIN_PX14 ((uint8_t)0x0E) /*!< Pin 14 selected */
#define AFIO_EVCR_PIN_PX15 ((uint8_t)0x0F) /*!< Pin 15 selected */
#define AFIO_EVCR_PORT ((uint8_t)0x70) /*!< PORT[2:0] bits (Port selection) */
#define AFIO_EVCR_PORT_0 ((uint8_t)0x10) /*!< Bit 0 */
#define AFIO_EVCR_PORT_1 ((uint8_t)0x20) /*!< Bit 1 */
#define AFIO_EVCR_PORT_2 ((uint8_t)0x40) /*!< Bit 2 */
/*!< PORT configuration */
#define AFIO_EVCR_PORT_PA ((uint8_t)0x00) /*!< Port A selected */
#define AFIO_EVCR_PORT_PB ((uint8_t)0x10) /*!< Port B selected */
#define AFIO_EVCR_PORT_PC ((uint8_t)0x20) /*!< Port C selected */
#define AFIO_EVCR_PORT_PD ((uint8_t)0x30) /*!< Port D selected */
#define AFIO_EVCR_PORT_PE ((uint8_t)0x40) /*!< Port E selected */
#define AFIO_EVCR_EVOE ((uint8_t)0x80) /*!< Event Output Enable */
/****************** Bit definition for AFIO_MAPR register *******************/
#define AFIO_MAPR_SPI1_REMAP ((uint32_t)0x00000001) /*!< SPI1 remapping */
#define AFIO_MAPR_I2C1_REMAP ((uint32_t)0x00000002) /*!< I2C1 remapping */
#define AFIO_MAPR_USART1_REMAP ((uint32_t)0x00000004) /*!< USART1 remapping */
#define AFIO_MAPR_USART2_REMAP ((uint32_t)0x00000008) /*!< USART2 remapping */
#define AFIO_MAPR_USART3_REMAP ((uint32_t)0x00000030) /*!< USART3_REMAP[1:0] bits (USART3 remapping) */
#define AFIO_MAPR_USART3_REMAP_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define AFIO_MAPR_USART3_REMAP_1 ((uint32_t)0x00000020) /*!< Bit 1 */
/* USART3_REMAP configuration */
#define AFIO_MAPR_USART3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */
#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP ((uint32_t)0x00000010) /*!< Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */
#define AFIO_MAPR_USART3_REMAP_FULLREMAP ((uint32_t)0x00000030) /*!< Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */
#define AFIO_MAPR_TIM1_REMAP ((uint32_t)0x000000C0) /*!< TIM1_REMAP[1:0] bits (TIM1 remapping) */
#define AFIO_MAPR_TIM1_REMAP_0 ((uint32_t)0x00000040) /*!< Bit 0 */
#define AFIO_MAPR_TIM1_REMAP_1 ((uint32_t)0x00000080) /*!< Bit 1 */
/*!< TIM1_REMAP configuration */
#define AFIO_MAPR_TIM1_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */
#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP ((uint32_t)0x00000040) /*!< Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */
#define AFIO_MAPR_TIM1_REMAP_FULLREMAP ((uint32_t)0x000000C0) /*!< Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */
#define AFIO_MAPR_TIM2_REMAP ((uint32_t)0x00000300) /*!< TIM2_REMAP[1:0] bits (TIM2 remapping) */
#define AFIO_MAPR_TIM2_REMAP_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define AFIO_MAPR_TIM2_REMAP_1 ((uint32_t)0x00000200) /*!< Bit 1 */
/*!< TIM2_REMAP configuration */
#define AFIO_MAPR_TIM2_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 ((uint32_t)0x00000100) /*!< Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */
#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 ((uint32_t)0x00000200) /*!< Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */
#define AFIO_MAPR_TIM2_REMAP_FULLREMAP ((uint32_t)0x00000300) /*!< Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */
#define AFIO_MAPR_TIM3_REMAP ((uint32_t)0x00000C00) /*!< TIM3_REMAP[1:0] bits (TIM3 remapping) */
#define AFIO_MAPR_TIM3_REMAP_0 ((uint32_t)0x00000400) /*!< Bit 0 */
#define AFIO_MAPR_TIM3_REMAP_1 ((uint32_t)0x00000800) /*!< Bit 1 */
/*!< TIM3_REMAP configuration */
#define AFIO_MAPR_TIM3_REMAP_NOREMAP ((uint32_t)0x00000000) /*!< No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */
#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP ((uint32_t)0x00000800) /*!< Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */
#define AFIO_MAPR_TIM3_REMAP_FULLREMAP ((uint32_t)0x00000C00) /*!< Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */
#define AFIO_MAPR_TIM4_REMAP ((uint32_t)0x00001000) /*!< TIM4_REMAP bit (TIM4 remapping) */
#define AFIO_MAPR_CAN_REMAP ((uint32_t)0x00006000) /*!< CAN_REMAP[1:0] bits (CAN Alternate function remapping) */
#define AFIO_MAPR_CAN_REMAP_0 ((uint32_t)0x00002000) /*!< Bit 0 */
#define AFIO_MAPR_CAN_REMAP_1 ((uint32_t)0x00004000) /*!< Bit 1 */
/*!< CAN_REMAP configuration */
#define AFIO_MAPR_CAN_REMAP_REMAP1 ((uint32_t)0x00000000) /*!< CANRX mapped to PA11, CANTX mapped to PA12 */
#define AFIO_MAPR_CAN_REMAP_REMAP2 ((uint32_t)0x00004000) /*!< CANRX mapped to PB8, CANTX mapped to PB9 */
#define AFIO_MAPR_CAN_REMAP_REMAP3 ((uint32_t)0x00006000) /*!< CANRX mapped to PD0, CANTX mapped to PD1 */
#define AFIO_MAPR_PD01_REMAP ((uint32_t)0x00008000) /*!< Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
#define AFIO_MAPR_TIM5CH4_IREMAP ((uint32_t)0x00010000) /*!< TIM5 Channel4 Internal Remap */
#define AFIO_MAPR_ADC1_ETRGINJ_REMAP ((uint32_t)0x00020000) /*!< ADC 1 External Trigger Injected Conversion remapping */
#define AFIO_MAPR_ADC1_ETRGREG_REMAP ((uint32_t)0x00040000) /*!< ADC 1 External Trigger Regular Conversion remapping */
#define AFIO_MAPR_ADC2_ETRGINJ_REMAP ((uint32_t)0x00080000) /*!< ADC 2 External Trigger Injected Conversion remapping */
#define AFIO_MAPR_ADC2_ETRGREG_REMAP ((uint32_t)0x00100000) /*!< ADC 2 External Trigger Regular Conversion remapping */
/*!< SWJ_CFG configuration */
#define AFIO_MAPR_SWJ_CFG ((uint32_t)0x07000000) /*!< SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */
#define AFIO_MAPR_SWJ_CFG_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define AFIO_MAPR_SWJ_CFG_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define AFIO_MAPR_SWJ_CFG_2 ((uint32_t)0x04000000) /*!< Bit 2 */
#define AFIO_MAPR_SWJ_CFG_RESET ((uint32_t)0x00000000) /*!< Full SWJ (JTAG-DP + SW-DP) : Reset State */
#define AFIO_MAPR_SWJ_CFG_NOJNTRST ((uint32_t)0x01000000) /*!< Full SWJ (JTAG-DP + SW-DP) but without JNTRST */
#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE ((uint32_t)0x02000000) /*!< JTAG-DP Disabled and SW-DP Enabled */
#define AFIO_MAPR_SWJ_CFG_DISABLE ((uint32_t)0x04000000) /*!< JTAG-DP Disabled and SW-DP Disabled */
#ifdef STM32F10X_CL
/*!< ETH_REMAP configuration */
#define AFIO_MAPR_ETH_REMAP ((uint32_t)0x00200000) /*!< SPI3_REMAP bit (Ethernet MAC I/O remapping) */
/*!< CAN2_REMAP configuration */
#define AFIO_MAPR_CAN2_REMAP ((uint32_t)0x00400000) /*!< CAN2_REMAP bit (CAN2 I/O remapping) */
/*!< MII_RMII_SEL configuration */
#define AFIO_MAPR_MII_RMII_SEL ((uint32_t)0x00800000) /*!< MII_RMII_SEL bit (Ethernet MII or RMII selection) */
/*!< SPI3_REMAP configuration */
#define AFIO_MAPR_SPI3_REMAP ((uint32_t)0x10000000) /*!< SPI3_REMAP bit (SPI3 remapping) */
/*!< TIM2ITR1_IREMAP configuration */
#define AFIO_MAPR_TIM2ITR1_IREMAP ((uint32_t)0x20000000) /*!< TIM2ITR1_IREMAP bit (TIM2 internal trigger 1 remapping) */
/*!< PTP_PPS_REMAP configuration */
#define AFIO_MAPR_PTP_PPS_REMAP ((uint32_t)0x20000000) /*!< PTP_PPS_REMAP bit (Ethernet PTP PPS remapping) */
#endif
/***************** Bit definition for AFIO_EXTICR1 register *****************/
#define AFIO_EXTICR1_EXTI0 ((uint16_t)0x000F) /*!< EXTI 0 configuration */
#define AFIO_EXTICR1_EXTI1 ((uint16_t)0x00F0) /*!< EXTI 1 configuration */
#define AFIO_EXTICR1_EXTI2 ((uint16_t)0x0F00) /*!< EXTI 2 configuration */
#define AFIO_EXTICR1_EXTI3 ((uint16_t)0xF000) /*!< EXTI 3 configuration */
/*!< EXTI0 configuration */
#define AFIO_EXTICR1_EXTI0_PA ((uint16_t)0x0000) /*!< PA[0] pin */
#define AFIO_EXTICR1_EXTI0_PB ((uint16_t)0x0001) /*!< PB[0] pin */
#define AFIO_EXTICR1_EXTI0_PC ((uint16_t)0x0002) /*!< PC[0] pin */
#define AFIO_EXTICR1_EXTI0_PD ((uint16_t)0x0003) /*!< PD[0] pin */
#define AFIO_EXTICR1_EXTI0_PE ((uint16_t)0x0004) /*!< PE[0] pin */
#define AFIO_EXTICR1_EXTI0_PF ((uint16_t)0x0005) /*!< PF[0] pin */
#define AFIO_EXTICR1_EXTI0_PG ((uint16_t)0x0006) /*!< PG[0] pin */
/*!< EXTI1 configuration */
#define AFIO_EXTICR1_EXTI1_PA ((uint16_t)0x0000) /*!< PA[1] pin */
#define AFIO_EXTICR1_EXTI1_PB ((uint16_t)0x0010) /*!< PB[1] pin */
#define AFIO_EXTICR1_EXTI1_PC ((uint16_t)0x0020) /*!< PC[1] pin */
#define AFIO_EXTICR1_EXTI1_PD ((uint16_t)0x0030) /*!< PD[1] pin */
#define AFIO_EXTICR1_EXTI1_PE ((uint16_t)0x0040) /*!< PE[1] pin */
#define AFIO_EXTICR1_EXTI1_PF ((uint16_t)0x0050) /*!< PF[1] pin */
#define AFIO_EXTICR1_EXTI1_PG ((uint16_t)0x0060) /*!< PG[1] pin */
/*!< EXTI2 configuration */
#define AFIO_EXTICR1_EXTI2_PA ((uint16_t)0x0000) /*!< PA[2] pin */
#define AFIO_EXTICR1_EXTI2_PB ((uint16_t)0x0100) /*!< PB[2] pin */
#define AFIO_EXTICR1_EXTI2_PC ((uint16_t)0x0200) /*!< PC[2] pin */
#define AFIO_EXTICR1_EXTI2_PD ((uint16_t)0x0300) /*!< PD[2] pin */
#define AFIO_EXTICR1_EXTI2_PE ((uint16_t)0x0400) /*!< PE[2] pin */
#define AFIO_EXTICR1_EXTI2_PF ((uint16_t)0x0500) /*!< PF[2] pin */
#define AFIO_EXTICR1_EXTI2_PG ((uint16_t)0x0600) /*!< PG[2] pin */
/*!< EXTI3 configuration */
#define AFIO_EXTICR1_EXTI3_PA ((uint16_t)0x0000) /*!< PA[3] pin */
#define AFIO_EXTICR1_EXTI3_PB ((uint16_t)0x1000) /*!< PB[3] pin */
#define AFIO_EXTICR1_EXTI3_PC ((uint16_t)0x2000) /*!< PC[3] pin */
#define AFIO_EXTICR1_EXTI3_PD ((uint16_t)0x3000) /*!< PD[3] pin */
#define AFIO_EXTICR1_EXTI3_PE ((uint16_t)0x4000) /*!< PE[3] pin */
#define AFIO_EXTICR1_EXTI3_PF ((uint16_t)0x5000) /*!< PF[3] pin */
#define AFIO_EXTICR1_EXTI3_PG ((uint16_t)0x6000) /*!< PG[3] pin */
/***************** Bit definition for AFIO_EXTICR2 register *****************/
#define AFIO_EXTICR2_EXTI4 ((uint16_t)0x000F) /*!< EXTI 4 configuration */
#define AFIO_EXTICR2_EXTI5 ((uint16_t)0x00F0) /*!< EXTI 5 configuration */
#define AFIO_EXTICR2_EXTI6 ((uint16_t)0x0F00) /*!< EXTI 6 configuration */
#define AFIO_EXTICR2_EXTI7 ((uint16_t)0xF000) /*!< EXTI 7 configuration */
/*!< EXTI4 configuration */
#define AFIO_EXTICR2_EXTI4_PA ((uint16_t)0x0000) /*!< PA[4] pin */
#define AFIO_EXTICR2_EXTI4_PB ((uint16_t)0x0001) /*!< PB[4] pin */
#define AFIO_EXTICR2_EXTI4_PC ((uint16_t)0x0002) /*!< PC[4] pin */
#define AFIO_EXTICR2_EXTI4_PD ((uint16_t)0x0003) /*!< PD[4] pin */
#define AFIO_EXTICR2_EXTI4_PE ((uint16_t)0x0004) /*!< PE[4] pin */
#define AFIO_EXTICR2_EXTI4_PF ((uint16_t)0x0005) /*!< PF[4] pin */
#define AFIO_EXTICR2_EXTI4_PG ((uint16_t)0x0006) /*!< PG[4] pin */
/* EXTI5 configuration */
#define AFIO_EXTICR2_EXTI5_PA ((uint16_t)0x0000) /*!< PA[5] pin */
#define AFIO_EXTICR2_EXTI5_PB ((uint16_t)0x0010) /*!< PB[5] pin */
#define AFIO_EXTICR2_EXTI5_PC ((uint16_t)0x0020) /*!< PC[5] pin */
#define AFIO_EXTICR2_EXTI5_PD ((uint16_t)0x0030) /*!< PD[5] pin */
#define AFIO_EXTICR2_EXTI5_PE ((uint16_t)0x0040) /*!< PE[5] pin */
#define AFIO_EXTICR2_EXTI5_PF ((uint16_t)0x0050) /*!< PF[5] pin */
#define AFIO_EXTICR2_EXTI5_PG ((uint16_t)0x0060) /*!< PG[5] pin */
/*!< EXTI6 configuration */
#define AFIO_EXTICR2_EXTI6_PA ((uint16_t)0x0000) /*!< PA[6] pin */
#define AFIO_EXTICR2_EXTI6_PB ((uint16_t)0x0100) /*!< PB[6] pin */
#define AFIO_EXTICR2_EXTI6_PC ((uint16_t)0x0200) /*!< PC[6] pin */
#define AFIO_EXTICR2_EXTI6_PD ((uint16_t)0x0300) /*!< PD[6] pin */
#define AFIO_EXTICR2_EXTI6_PE ((uint16_t)0x0400) /*!< PE[6] pin */
#define AFIO_EXTICR2_EXTI6_PF ((uint16_t)0x0500) /*!< PF[6] pin */
#define AFIO_EXTICR2_EXTI6_PG ((uint16_t)0x0600) /*!< PG[6] pin */
/*!< EXTI7 configuration */
#define AFIO_EXTICR2_EXTI7_PA ((uint16_t)0x0000) /*!< PA[7] pin */
#define AFIO_EXTICR2_EXTI7_PB ((uint16_t)0x1000) /*!< PB[7] pin */
#define AFIO_EXTICR2_EXTI7_PC ((uint16_t)0x2000) /*!< PC[7] pin */
#define AFIO_EXTICR2_EXTI7_PD ((uint16_t)0x3000) /*!< PD[7] pin */
#define AFIO_EXTICR2_EXTI7_PE ((uint16_t)0x4000) /*!< PE[7] pin */
#define AFIO_EXTICR2_EXTI7_PF ((uint16_t)0x5000) /*!< PF[7] pin */
#define AFIO_EXTICR2_EXTI7_PG ((uint16_t)0x6000) /*!< PG[7] pin */
/***************** Bit definition for AFIO_EXTICR3 register *****************/
#define AFIO_EXTICR3_EXTI8 ((uint16_t)0x000F) /*!< EXTI 8 configuration */
#define AFIO_EXTICR3_EXTI9 ((uint16_t)0x00F0) /*!< EXTI 9 configuration */
#define AFIO_EXTICR3_EXTI10 ((uint16_t)0x0F00) /*!< EXTI 10 configuration */
#define AFIO_EXTICR3_EXTI11 ((uint16_t)0xF000) /*!< EXTI 11 configuration */
/*!< EXTI8 configuration */
#define AFIO_EXTICR3_EXTI8_PA ((uint16_t)0x0000) /*!< PA[8] pin */
#define AFIO_EXTICR3_EXTI8_PB ((uint16_t)0x0001) /*!< PB[8] pin */
#define AFIO_EXTICR3_EXTI8_PC ((uint16_t)0x0002) /*!< PC[8] pin */
#define AFIO_EXTICR3_EXTI8_PD ((uint16_t)0x0003) /*!< PD[8] pin */
#define AFIO_EXTICR3_EXTI8_PE ((uint16_t)0x0004) /*!< PE[8] pin */
#define AFIO_EXTICR3_EXTI8_PF ((uint16_t)0x0005) /*!< PF[8] pin */
#define AFIO_EXTICR3_EXTI8_PG ((uint16_t)0x0006) /*!< PG[8] pin */
/*!< EXTI9 configuration */
#define AFIO_EXTICR3_EXTI9_PA ((uint16_t)0x0000) /*!< PA[9] pin */
#define AFIO_EXTICR3_EXTI9_PB ((uint16_t)0x0010) /*!< PB[9] pin */
#define AFIO_EXTICR3_EXTI9_PC ((uint16_t)0x0020) /*!< PC[9] pin */
#define AFIO_EXTICR3_EXTI9_PD ((uint16_t)0x0030) /*!< PD[9] pin */
#define AFIO_EXTICR3_EXTI9_PE ((uint16_t)0x0040) /*!< PE[9] pin */
#define AFIO_EXTICR3_EXTI9_PF ((uint16_t)0x0050) /*!< PF[9] pin */
#define AFIO_EXTICR3_EXTI9_PG ((uint16_t)0x0060) /*!< PG[9] pin */
/*!< EXTI10 configuration */
#define AFIO_EXTICR3_EXTI10_PA ((uint16_t)0x0000) /*!< PA[10] pin */
#define AFIO_EXTICR3_EXTI10_PB ((uint16_t)0x0100) /*!< PB[10] pin */
#define AFIO_EXTICR3_EXTI10_PC ((uint16_t)0x0200) /*!< PC[10] pin */
#define AFIO_EXTICR3_EXTI10_PD ((uint16_t)0x0300) /*!< PD[10] pin */
#define AFIO_EXTICR3_EXTI10_PE ((uint16_t)0x0400) /*!< PE[10] pin */
#define AFIO_EXTICR3_EXTI10_PF ((uint16_t)0x0500) /*!< PF[10] pin */
#define AFIO_EXTICR3_EXTI10_PG ((uint16_t)0x0600) /*!< PG[10] pin */
/*!< EXTI11 configuration */
#define AFIO_EXTICR3_EXTI11_PA ((uint16_t)0x0000) /*!< PA[11] pin */
#define AFIO_EXTICR3_EXTI11_PB ((uint16_t)0x1000) /*!< PB[11] pin */
#define AFIO_EXTICR3_EXTI11_PC ((uint16_t)0x2000) /*!< PC[11] pin */
#define AFIO_EXTICR3_EXTI11_PD ((uint16_t)0x3000) /*!< PD[11] pin */
#define AFIO_EXTICR3_EXTI11_PE ((uint16_t)0x4000) /*!< PE[11] pin */
#define AFIO_EXTICR3_EXTI11_PF ((uint16_t)0x5000) /*!< PF[11] pin */
#define AFIO_EXTICR3_EXTI11_PG ((uint16_t)0x6000) /*!< PG[11] pin */
/***************** Bit definition for AFIO_EXTICR4 register *****************/
#define AFIO_EXTICR4_EXTI12 ((uint16_t)0x000F) /*!< EXTI 12 configuration */
#define AFIO_EXTICR4_EXTI13 ((uint16_t)0x00F0) /*!< EXTI 13 configuration */
#define AFIO_EXTICR4_EXTI14 ((uint16_t)0x0F00) /*!< EXTI 14 configuration */
#define AFIO_EXTICR4_EXTI15 ((uint16_t)0xF000) /*!< EXTI 15 configuration */
/* EXTI12 configuration */
#define AFIO_EXTICR4_EXTI12_PA ((uint16_t)0x0000) /*!< PA[12] pin */
#define AFIO_EXTICR4_EXTI12_PB ((uint16_t)0x0001) /*!< PB[12] pin */
#define AFIO_EXTICR4_EXTI12_PC ((uint16_t)0x0002) /*!< PC[12] pin */
#define AFIO_EXTICR4_EXTI12_PD ((uint16_t)0x0003) /*!< PD[12] pin */
#define AFIO_EXTICR4_EXTI12_PE ((uint16_t)0x0004) /*!< PE[12] pin */
#define AFIO_EXTICR4_EXTI12_PF ((uint16_t)0x0005) /*!< PF[12] pin */
#define AFIO_EXTICR4_EXTI12_PG ((uint16_t)0x0006) /*!< PG[12] pin */
/* EXTI13 configuration */
#define AFIO_EXTICR4_EXTI13_PA ((uint16_t)0x0000) /*!< PA[13] pin */
#define AFIO_EXTICR4_EXTI13_PB ((uint16_t)0x0010) /*!< PB[13] pin */
#define AFIO_EXTICR4_EXTI13_PC ((uint16_t)0x0020) /*!< PC[13] pin */
#define AFIO_EXTICR4_EXTI13_PD ((uint16_t)0x0030) /*!< PD[13] pin */
#define AFIO_EXTICR4_EXTI13_PE ((uint16_t)0x0040) /*!< PE[13] pin */
#define AFIO_EXTICR4_EXTI13_PF ((uint16_t)0x0050) /*!< PF[13] pin */
#define AFIO_EXTICR4_EXTI13_PG ((uint16_t)0x0060) /*!< PG[13] pin */
/*!< EXTI14 configuration */
#define AFIO_EXTICR4_EXTI14_PA ((uint16_t)0x0000) /*!< PA[14] pin */
#define AFIO_EXTICR4_EXTI14_PB ((uint16_t)0x0100) /*!< PB[14] pin */
#define AFIO_EXTICR4_EXTI14_PC ((uint16_t)0x0200) /*!< PC[14] pin */
#define AFIO_EXTICR4_EXTI14_PD ((uint16_t)0x0300) /*!< PD[14] pin */
#define AFIO_EXTICR4_EXTI14_PE ((uint16_t)0x0400) /*!< PE[14] pin */
#define AFIO_EXTICR4_EXTI14_PF ((uint16_t)0x0500) /*!< PF[14] pin */
#define AFIO_EXTICR4_EXTI14_PG ((uint16_t)0x0600) /*!< PG[14] pin */
/*!< EXTI15 configuration */
#define AFIO_EXTICR4_EXTI15_PA ((uint16_t)0x0000) /*!< PA[15] pin */
#define AFIO_EXTICR4_EXTI15_PB ((uint16_t)0x1000) /*!< PB[15] pin */
#define AFIO_EXTICR4_EXTI15_PC ((uint16_t)0x2000) /*!< PC[15] pin */
#define AFIO_EXTICR4_EXTI15_PD ((uint16_t)0x3000) /*!< PD[15] pin */
#define AFIO_EXTICR4_EXTI15_PE ((uint16_t)0x4000) /*!< PE[15] pin */
#define AFIO_EXTICR4_EXTI15_PF ((uint16_t)0x5000) /*!< PF[15] pin */
#define AFIO_EXTICR4_EXTI15_PG ((uint16_t)0x6000) /*!< PG[15] pin */
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
/****************** Bit definition for AFIO_MAPR2 register ******************/
#define AFIO_MAPR2_TIM15_REMAP ((uint32_t)0x00000001) /*!< TIM15 remapping */
#define AFIO_MAPR2_TIM16_REMAP ((uint32_t)0x00000002) /*!< TIM16 remapping */
#define AFIO_MAPR2_TIM17_REMAP ((uint32_t)0x00000004) /*!< TIM17 remapping */
#define AFIO_MAPR2_CEC_REMAP ((uint32_t)0x00000008) /*!< CEC remapping */
#define AFIO_MAPR2_TIM1_DMA_REMAP ((uint32_t)0x00000010) /*!< TIM1_DMA remapping */
#endif
#ifdef STM32F10X_HD_VL
#define AFIO_MAPR2_TIM13_REMAP ((uint32_t)0x00000100) /*!< TIM13 remapping */
#define AFIO_MAPR2_TIM14_REMAP ((uint32_t)0x00000200) /*!< TIM14 remapping */
#define AFIO_MAPR2_FSMC_NADV_REMAP ((uint32_t)0x00000400) /*!< FSMC NADV remapping */
#define AFIO_MAPR2_TIM67_DAC_DMA_REMAP ((uint32_t)0x00000800) /*!< TIM6/TIM7 and DAC DMA remapping */
#define AFIO_MAPR2_TIM12_REMAP ((uint32_t)0x00001000) /*!< TIM12 remapping */
#define AFIO_MAPR2_MISC_REMAP ((uint32_t)0x00002000) /*!< Miscellaneous remapping */
#endif
#ifdef STM32F10X_XL
/****************** Bit definition for AFIO_MAPR2 register ******************/
#define AFIO_MAPR2_TIM9_REMAP ((uint32_t)0x00000020) /*!< TIM9 remapping */
#define AFIO_MAPR2_TIM10_REMAP ((uint32_t)0x00000040) /*!< TIM10 remapping */
#define AFIO_MAPR2_TIM11_REMAP ((uint32_t)0x00000080) /*!< TIM11 remapping */
#define AFIO_MAPR2_TIM13_REMAP ((uint32_t)0x00000100) /*!< TIM13 remapping */
#define AFIO_MAPR2_TIM14_REMAP ((uint32_t)0x00000200) /*!< TIM14 remapping */
#define AFIO_MAPR2_FSMC_NADV_REMAP ((uint32_t)0x00000400) /*!< FSMC NADV remapping */
#endif
/******************************************************************************/
/* */
/* SystemTick */
/* */
/******************************************************************************/
/***************** Bit definition for SysTick_CTRL register *****************/
#define SysTick_CTRL_ENABLE ((uint32_t)0x00000001) /*!< Counter enable */
#define SysTick_CTRL_TICKINT ((uint32_t)0x00000002) /*!< Counting down to 0 pends the SysTick handler */
#define SysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004) /*!< Clock source */
#define SysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000) /*!< Count Flag */
/***************** Bit definition for SysTick_LOAD register *****************/
#define SysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF) /*!< Value to load into the SysTick Current Value Register when the counter reaches 0 */
/***************** Bit definition for SysTick_VAL register ******************/
#define SysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF) /*!< Current value at the time the register is accessed */
/***************** Bit definition for SysTick_CALIB register ****************/
#define SysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF) /*!< Reload value to use for 10ms timing */
#define SysTick_CALIB_SKEW ((uint32_t)0x40000000) /*!< Calibration value is not exactly 10 ms */
#define SysTick_CALIB_NOREF ((uint32_t)0x80000000) /*!< The reference clock is not provided */
/******************************************************************************/
/* */
/* Nested Vectored Interrupt Controller */
/* */
/******************************************************************************/
/****************** Bit definition for NVIC_ISER register *******************/
#define NVIC_ISER_SETENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt set enable bits */
#define NVIC_ISER_SETENA_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ISER_SETENA_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ISER_SETENA_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ISER_SETENA_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ISER_SETENA_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ISER_SETENA_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ISER_SETENA_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ISER_SETENA_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ISER_SETENA_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ISER_SETENA_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ISER_SETENA_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ISER_SETENA_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ISER_SETENA_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ISER_SETENA_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ISER_SETENA_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ISER_SETENA_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ISER_SETENA_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ISER_SETENA_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ISER_SETENA_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ISER_SETENA_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ISER_SETENA_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ISER_SETENA_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ISER_SETENA_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ISER_SETENA_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ISER_SETENA_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ISER_SETENA_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ISER_SETENA_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ISER_SETENA_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ISER_SETENA_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ISER_SETENA_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ISER_SETENA_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ISER_SETENA_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_ICER register *******************/
#define NVIC_ICER_CLRENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-enable bits */
#define NVIC_ICER_CLRENA_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ICER_CLRENA_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ICER_CLRENA_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ICER_CLRENA_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ICER_CLRENA_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ICER_CLRENA_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ICER_CLRENA_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ICER_CLRENA_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ICER_CLRENA_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ICER_CLRENA_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ICER_CLRENA_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ICER_CLRENA_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ICER_CLRENA_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ICER_CLRENA_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ICER_CLRENA_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ICER_CLRENA_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ICER_CLRENA_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ICER_CLRENA_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ICER_CLRENA_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ICER_CLRENA_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ICER_CLRENA_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ICER_CLRENA_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ICER_CLRENA_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ICER_CLRENA_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ICER_CLRENA_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ICER_CLRENA_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ICER_CLRENA_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ICER_CLRENA_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ICER_CLRENA_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ICER_CLRENA_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ICER_CLRENA_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ICER_CLRENA_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_ISPR register *******************/
#define NVIC_ISPR_SETPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt set-pending bits */
#define NVIC_ISPR_SETPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ISPR_SETPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ISPR_SETPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ISPR_SETPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ISPR_SETPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ISPR_SETPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ISPR_SETPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ISPR_SETPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ISPR_SETPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ISPR_SETPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ISPR_SETPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ISPR_SETPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ISPR_SETPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ISPR_SETPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ISPR_SETPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ISPR_SETPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ISPR_SETPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ISPR_SETPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ISPR_SETPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ISPR_SETPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ISPR_SETPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ISPR_SETPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ISPR_SETPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ISPR_SETPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ISPR_SETPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ISPR_SETPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ISPR_SETPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ISPR_SETPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ISPR_SETPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ISPR_SETPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ISPR_SETPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ISPR_SETPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_ICPR register *******************/
#define NVIC_ICPR_CLRPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-pending bits */
#define NVIC_ICPR_CLRPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ICPR_CLRPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ICPR_CLRPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ICPR_CLRPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ICPR_CLRPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ICPR_CLRPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ICPR_CLRPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ICPR_CLRPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ICPR_CLRPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ICPR_CLRPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ICPR_CLRPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ICPR_CLRPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ICPR_CLRPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ICPR_CLRPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ICPR_CLRPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ICPR_CLRPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ICPR_CLRPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ICPR_CLRPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ICPR_CLRPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ICPR_CLRPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ICPR_CLRPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ICPR_CLRPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ICPR_CLRPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ICPR_CLRPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ICPR_CLRPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ICPR_CLRPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ICPR_CLRPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ICPR_CLRPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ICPR_CLRPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ICPR_CLRPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ICPR_CLRPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ICPR_CLRPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_IABR register *******************/
#define NVIC_IABR_ACTIVE ((uint32_t)0xFFFFFFFF) /*!< Interrupt active flags */
#define NVIC_IABR_ACTIVE_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_IABR_ACTIVE_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_IABR_ACTIVE_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_IABR_ACTIVE_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_IABR_ACTIVE_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_IABR_ACTIVE_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_IABR_ACTIVE_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_IABR_ACTIVE_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_IABR_ACTIVE_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_IABR_ACTIVE_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_IABR_ACTIVE_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_IABR_ACTIVE_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_IABR_ACTIVE_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_IABR_ACTIVE_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_IABR_ACTIVE_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_IABR_ACTIVE_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_IABR_ACTIVE_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_IABR_ACTIVE_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_IABR_ACTIVE_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_IABR_ACTIVE_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_IABR_ACTIVE_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_IABR_ACTIVE_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_IABR_ACTIVE_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_IABR_ACTIVE_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_IABR_ACTIVE_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_IABR_ACTIVE_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_IABR_ACTIVE_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_IABR_ACTIVE_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_IABR_ACTIVE_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_IABR_ACTIVE_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_IABR_ACTIVE_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_IABR_ACTIVE_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_PRI0 register *******************/
#define NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF) /*!< Priority of interrupt 0 */
#define NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 1 */
#define NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 2 */
#define NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000) /*!< Priority of interrupt 3 */
/****************** Bit definition for NVIC_PRI1 register *******************/
#define NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF) /*!< Priority of interrupt 4 */
#define NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 5 */
#define NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 6 */
#define NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000) /*!< Priority of interrupt 7 */
/****************** Bit definition for NVIC_PRI2 register *******************/
#define NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF) /*!< Priority of interrupt 8 */
#define NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 9 */
#define NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 10 */
#define NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000) /*!< Priority of interrupt 11 */
/****************** Bit definition for NVIC_PRI3 register *******************/
#define NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF) /*!< Priority of interrupt 12 */
#define NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 13 */
#define NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 14 */
#define NVIC_IPR3_PRI_15 ((uint32_t)0xFF000000) /*!< Priority of interrupt 15 */
/****************** Bit definition for NVIC_PRI4 register *******************/
#define NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF) /*!< Priority of interrupt 16 */
#define NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 17 */
#define NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 18 */
#define NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000) /*!< Priority of interrupt 19 */
/****************** Bit definition for NVIC_PRI5 register *******************/
#define NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF) /*!< Priority of interrupt 20 */
#define NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 21 */
#define NVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 22 */
#define NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000) /*!< Priority of interrupt 23 */
/****************** Bit definition for NVIC_PRI6 register *******************/
#define NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF) /*!< Priority of interrupt 24 */
#define NVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 25 */
#define NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 26 */
#define NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000) /*!< Priority of interrupt 27 */
/****************** Bit definition for NVIC_PRI7 register *******************/
#define NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF) /*!< Priority of interrupt 28 */
#define NVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 29 */
#define NVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 30 */
#define NVIC_IPR7_PRI_31 ((uint32_t)0xFF000000) /*!< Priority of interrupt 31 */
/****************** Bit definition for SCB_CPUID register *******************/
#define SCB_CPUID_REVISION ((uint32_t)0x0000000F) /*!< Implementation defined revision number */
#define SCB_CPUID_PARTNO ((uint32_t)0x0000FFF0) /*!< Number of processor within family */
#define SCB_CPUID_Constant ((uint32_t)0x000F0000) /*!< Reads as 0x0F */
#define SCB_CPUID_VARIANT ((uint32_t)0x00F00000) /*!< Implementation defined variant number */
#define SCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000) /*!< Implementer code. ARM is 0x41 */
/******************* Bit definition for SCB_ICSR register *******************/
#define SCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF) /*!< Active ISR number field */
#define SCB_ICSR_RETTOBASE ((uint32_t)0x00000800) /*!< All active exceptions minus the IPSR_current_exception yields the empty set */
#define SCB_ICSR_VECTPENDING ((uint32_t)0x003FF000) /*!< Pending ISR number field */
#define SCB_ICSR_ISRPENDING ((uint32_t)0x00400000) /*!< Interrupt pending flag */
#define SCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000) /*!< It indicates that a pending interrupt becomes active in the next running cycle */
#define SCB_ICSR_PENDSTCLR ((uint32_t)0x02000000) /*!< Clear pending SysTick bit */
#define SCB_ICSR_PENDSTSET ((uint32_t)0x04000000) /*!< Set pending SysTick bit */
#define SCB_ICSR_PENDSVCLR ((uint32_t)0x08000000) /*!< Clear pending pendSV bit */
#define SCB_ICSR_PENDSVSET ((uint32_t)0x10000000) /*!< Set pending pendSV bit */
#define SCB_ICSR_NMIPENDSET ((uint32_t)0x80000000) /*!< Set pending NMI bit */
/******************* Bit definition for SCB_VTOR register *******************/
#define SCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80) /*!< Vector table base offset field */
#define SCB_VTOR_TBLBASE ((uint32_t)0x20000000) /*!< Table base in code(0) or RAM(1) */
/*!<***************** Bit definition for SCB_AIRCR register *******************/
#define SCB_AIRCR_VECTRESET ((uint32_t)0x00000001) /*!< System Reset bit */
#define SCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002) /*!< Clear active vector bit */
#define SCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004) /*!< Requests chip control logic to generate a reset */
#define SCB_AIRCR_PRIGROUP ((uint32_t)0x00000700) /*!< PRIGROUP[2:0] bits (Priority group) */
#define SCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define SCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define SCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400) /*!< Bit 2 */
/* prority group configuration */
#define SCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000) /*!< Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */
#define SCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100) /*!< Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200) /*!< Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300) /*!< Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400) /*!< Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500) /*!< Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600) /*!< Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700) /*!< Priority group=7 (no pre-emption priority, 8 bits of subpriority) */
#define SCB_AIRCR_ENDIANESS ((uint32_t)0x00008000) /*!< Data endianness bit */
#define SCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000) /*!< Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */
/******************* Bit definition for SCB_SCR register ********************/
#define SCB_SCR_SLEEPONEXIT ((uint8_t)0x02) /*!< Sleep on exit bit */
#define SCB_SCR_SLEEPDEEP ((uint8_t)0x04) /*!< Sleep deep bit */
#define SCB_SCR_SEVONPEND ((uint8_t)0x10) /*!< Wake up from WFE */
/******************** Bit definition for SCB_CCR register *******************/
#define SCB_CCR_NONBASETHRDENA ((uint16_t)0x0001) /*!< Thread mode can be entered from any level in Handler mode by controlled return value */
#define SCB_CCR_USERSETMPEND ((uint16_t)0x0002) /*!< Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */
#define SCB_CCR_UNALIGN_TRP ((uint16_t)0x0008) /*!< Trap for unaligned access */
#define SCB_CCR_DIV_0_TRP ((uint16_t)0x0010) /*!< Trap on Divide by 0 */
#define SCB_CCR_BFHFNMIGN ((uint16_t)0x0100) /*!< Handlers running at priority -1 and -2 */
#define SCB_CCR_STKALIGN ((uint16_t)0x0200) /*!< On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */
/******************* Bit definition for SCB_SHPR register ********************/
#define SCB_SHPR_PRI_N ((uint32_t)0x000000FF) /*!< Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */
#define SCB_SHPR_PRI_N1 ((uint32_t)0x0000FF00) /*!< Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */
#define SCB_SHPR_PRI_N2 ((uint32_t)0x00FF0000) /*!< Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */
#define SCB_SHPR_PRI_N3 ((uint32_t)0xFF000000) /*!< Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */
/****************** Bit definition for SCB_SHCSR register *******************/
#define SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001) /*!< MemManage is active */
#define SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002) /*!< BusFault is active */
#define SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008) /*!< UsageFault is active */
#define SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080) /*!< SVCall is active */
#define SCB_SHCSR_MONITORACT ((uint32_t)0x00000100) /*!< Monitor is active */
#define SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400) /*!< PendSV is active */
#define SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800) /*!< SysTick is active */
#define SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000) /*!< Usage Fault is pended */
#define SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000) /*!< MemManage is pended */
#define SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000) /*!< Bus Fault is pended */
#define SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000) /*!< SVCall is pended */
#define SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000) /*!< MemManage enable */
#define SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000) /*!< Bus Fault enable */
#define SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000) /*!< UsageFault enable */
/******************* Bit definition for SCB_CFSR register *******************/
/*!< MFSR */
#define SCB_CFSR_IACCVIOL ((uint32_t)0x00000001) /*!< Instruction access violation */
#define SCB_CFSR_DACCVIOL ((uint32_t)0x00000002) /*!< Data access violation */
#define SCB_CFSR_MUNSTKERR ((uint32_t)0x00000008) /*!< Unstacking error */
#define SCB_CFSR_MSTKERR ((uint32_t)0x00000010) /*!< Stacking error */
#define SCB_CFSR_MMARVALID ((uint32_t)0x00000080) /*!< Memory Manage Address Register address valid flag */
/*!< BFSR */
#define SCB_CFSR_IBUSERR ((uint32_t)0x00000100) /*!< Instruction bus error flag */
#define SCB_CFSR_PRECISERR ((uint32_t)0x00000200) /*!< Precise data bus error */
#define SCB_CFSR_IMPRECISERR ((uint32_t)0x00000400) /*!< Imprecise data bus error */
#define SCB_CFSR_UNSTKERR ((uint32_t)0x00000800) /*!< Unstacking error */
#define SCB_CFSR_STKERR ((uint32_t)0x00001000) /*!< Stacking error */
#define SCB_CFSR_BFARVALID ((uint32_t)0x00008000) /*!< Bus Fault Address Register address valid flag */
/*!< UFSR */
#define SCB_CFSR_UNDEFINSTR ((uint32_t)0x00010000) /*!< The processor attempt to excecute an undefined instruction */
#define SCB_CFSR_INVSTATE ((uint32_t)0x00020000) /*!< Invalid combination of EPSR and instruction */
#define SCB_CFSR_INVPC ((uint32_t)0x00040000) /*!< Attempt to load EXC_RETURN into pc illegally */
#define SCB_CFSR_NOCP ((uint32_t)0x00080000) /*!< Attempt to use a coprocessor instruction */
#define SCB_CFSR_UNALIGNED ((uint32_t)0x01000000) /*!< Fault occurs when there is an attempt to make an unaligned memory access */
#define SCB_CFSR_DIVBYZERO ((uint32_t)0x02000000) /*!< Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */
/******************* Bit definition for SCB_HFSR register *******************/
#define SCB_HFSR_VECTTBL ((uint32_t)0x00000002) /*!< Fault occures because of vector table read on exception processing */
#define SCB_HFSR_FORCED ((uint32_t)0x40000000) /*!< Hard Fault activated when a configurable Fault was received and cannot activate */
#define SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000) /*!< Fault related to debug */
/******************* Bit definition for SCB_DFSR register *******************/
#define SCB_DFSR_HALTED ((uint8_t)0x01) /*!< Halt request flag */
#define SCB_DFSR_BKPT ((uint8_t)0x02) /*!< BKPT flag */
#define SCB_DFSR_DWTTRAP ((uint8_t)0x04) /*!< Data Watchpoint and Trace (DWT) flag */
#define SCB_DFSR_VCATCH ((uint8_t)0x08) /*!< Vector catch flag */
#define SCB_DFSR_EXTERNAL ((uint8_t)0x10) /*!< External debug request flag */
/******************* Bit definition for SCB_MMFAR register ******************/
#define SCB_MMFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Mem Manage fault address field */
/******************* Bit definition for SCB_BFAR register *******************/
#define SCB_BFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Bus fault address field */
/******************* Bit definition for SCB_afsr register *******************/
#define SCB_AFSR_IMPDEF ((uint32_t)0xFFFFFFFF) /*!< Implementation defined */
/******************************************************************************/
/* */
/* External Interrupt/Event Controller */
/* */
/******************************************************************************/
/******************* Bit definition for EXTI_IMR register *******************/
#define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
#define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
#define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
#define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
#define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
#define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
#define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
#define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
#define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
#define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
#define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
#define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
#define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
#define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
#define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
#define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
#define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
#define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
#define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
#define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
/******************* Bit definition for EXTI_EMR register *******************/
#define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
#define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
#define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
#define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
#define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
#define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
#define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
#define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
#define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
#define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
#define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
#define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
#define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
#define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
#define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
#define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
#define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
#define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
#define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
#define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
/****************** Bit definition for EXTI_RTSR register *******************/
#define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
#define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
#define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
#define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
#define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
#define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
#define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
#define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
#define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
#define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
#define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
#define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
#define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
#define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
#define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
#define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
#define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
#define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
#define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
#define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
/****************** Bit definition for EXTI_FTSR register *******************/
#define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
#define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
#define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
#define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
#define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
#define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
#define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
#define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
#define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
#define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
#define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
#define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
#define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
#define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
#define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
#define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
#define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
#define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
#define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
#define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
/****************** Bit definition for EXTI_SWIER register ******************/
#define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
#define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
#define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
#define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
#define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
#define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
#define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
#define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
#define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
#define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
#define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
#define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
#define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
#define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
#define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
#define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
#define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
#define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
#define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
#define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
/******************* Bit definition for EXTI_PR register ********************/
#define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit for line 0 */
#define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit for line 1 */
#define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit for line 2 */
#define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit for line 3 */
#define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit for line 4 */
#define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit for line 5 */
#define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit for line 6 */
#define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit for line 7 */
#define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit for line 8 */
#define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit for line 9 */
#define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit for line 10 */
#define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit for line 11 */
#define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit for line 12 */
#define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit for line 13 */
#define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit for line 14 */
#define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit for line 15 */
#define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit for line 16 */
#define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit for line 17 */
#define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit for line 18 */
#define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit for line 19 */
/******************************************************************************/
/* */
/* DMA Controller */
/* */
/******************************************************************************/
/******************* Bit definition for DMA_ISR register ********************/
#define DMA_ISR_GIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt flag */
#define DMA_ISR_TCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete flag */
#define DMA_ISR_HTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer flag */
#define DMA_ISR_TEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error flag */
#define DMA_ISR_GIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt flag */
#define DMA_ISR_TCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete flag */
#define DMA_ISR_HTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer flag */
#define DMA_ISR_TEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error flag */
#define DMA_ISR_GIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt flag */
#define DMA_ISR_TCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete flag */
#define DMA_ISR_HTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer flag */
#define DMA_ISR_TEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error flag */
#define DMA_ISR_GIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt flag */
#define DMA_ISR_TCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete flag */
#define DMA_ISR_HTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer flag */
#define DMA_ISR_TEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error flag */
#define DMA_ISR_GIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt flag */
#define DMA_ISR_TCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete flag */
#define DMA_ISR_HTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer flag */
#define DMA_ISR_TEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error flag */
#define DMA_ISR_GIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt flag */
#define DMA_ISR_TCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete flag */
#define DMA_ISR_HTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer flag */
#define DMA_ISR_TEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error flag */
#define DMA_ISR_GIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt flag */
#define DMA_ISR_TCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete flag */
#define DMA_ISR_HTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer flag */
#define DMA_ISR_TEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error flag */
/******************* Bit definition for DMA_IFCR register *******************/
#define DMA_IFCR_CGIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt clearr */
#define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete clear */
#define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer clear */
#define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error clear */
#define DMA_IFCR_CGIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt clear */
#define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete clear */
#define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer clear */
#define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error clear */
#define DMA_IFCR_CGIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt clear */
#define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete clear */
#define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer clear */
#define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error clear */
#define DMA_IFCR_CGIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt clear */
#define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete clear */
#define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer clear */
#define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error clear */
#define DMA_IFCR_CGIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt clear */
#define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete clear */
#define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer clear */
#define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error clear */
#define DMA_IFCR_CGIF6 ((uint32_t)0x00100000) /*!< Channel 6 Global interrupt clear */
#define DMA_IFCR_CTCIF6 ((uint32_t)0x00200000) /*!< Channel 6 Transfer Complete clear */
#define DMA_IFCR_CHTIF6 ((uint32_t)0x00400000) /*!< Channel 6 Half Transfer clear */
#define DMA_IFCR_CTEIF6 ((uint32_t)0x00800000) /*!< Channel 6 Transfer Error clear */
#define DMA_IFCR_CGIF7 ((uint32_t)0x01000000) /*!< Channel 7 Global interrupt clear */
#define DMA_IFCR_CTCIF7 ((uint32_t)0x02000000) /*!< Channel 7 Transfer Complete clear */
#define DMA_IFCR_CHTIF7 ((uint32_t)0x04000000) /*!< Channel 7 Half Transfer clear */
#define DMA_IFCR_CTEIF7 ((uint32_t)0x08000000) /*!< Channel 7 Transfer Error clear */
/******************* Bit definition for DMA_CCR1 register *******************/
#define DMA_CCR1_EN ((uint16_t)0x0001) /*!< Channel enable*/
#define DMA_CCR1_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */
#define DMA_CCR1_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */
#define DMA_CCR1_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */
#define DMA_CCR1_DIR ((uint16_t)0x0010) /*!< Data transfer direction */
#define DMA_CCR1_CIRC ((uint16_t)0x0020) /*!< Circular mode */
#define DMA_CCR1_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */
#define DMA_CCR1_MINC ((uint16_t)0x0080) /*!< Memory increment mode */
#define DMA_CCR1_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR1_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */
#define DMA_CCR1_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */
#define DMA_CCR1_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */
#define DMA_CCR1_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */
#define DMA_CCR1_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */
#define DMA_CCR1_PL ((uint16_t)0x3000) /*!< PL[1:0] bits(Channel Priority level) */
#define DMA_CCR1_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */
#define DMA_CCR1_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */
#define DMA_CCR1_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */
/******************* Bit definition for DMA_CCR2 register *******************/
#define DMA_CCR2_EN ((uint16_t)0x0001) /*!< Channel enable */
#define DMA_CCR2_TCIE ((uint16_t)0x0002) /*!< ransfer complete interrupt enable */
#define DMA_CCR2_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */
#define DMA_CCR2_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */
#define DMA_CCR2_DIR ((uint16_t)0x0010) /*!< Data transfer direction */
#define DMA_CCR2_CIRC ((uint16_t)0x0020) /*!< Circular mode */
#define DMA_CCR2_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */
#define DMA_CCR2_MINC ((uint16_t)0x0080) /*!< Memory increment mode */
#define DMA_CCR2_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR2_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */
#define DMA_CCR2_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */
#define DMA_CCR2_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */
#define DMA_CCR2_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */
#define DMA_CCR2_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */
#define DMA_CCR2_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */
#define DMA_CCR2_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */
#define DMA_CCR2_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */
#define DMA_CCR2_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */
/******************* Bit definition for DMA_CCR3 register *******************/
#define DMA_CCR3_EN ((uint16_t)0x0001) /*!< Channel enable */
#define DMA_CCR3_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */
#define DMA_CCR3_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */
#define DMA_CCR3_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */
#define DMA_CCR3_DIR ((uint16_t)0x0010) /*!< Data transfer direction */
#define DMA_CCR3_CIRC ((uint16_t)0x0020) /*!< Circular mode */
#define DMA_CCR3_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */
#define DMA_CCR3_MINC ((uint16_t)0x0080) /*!< Memory increment mode */
#define DMA_CCR3_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR3_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */
#define DMA_CCR3_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */
#define DMA_CCR3_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */
#define DMA_CCR3_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */
#define DMA_CCR3_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */
#define DMA_CCR3_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */
#define DMA_CCR3_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */
#define DMA_CCR3_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */
#define DMA_CCR3_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */
/*!<****************** Bit definition for DMA_CCR4 register *******************/
#define DMA_CCR4_EN ((uint16_t)0x0001) /*!<Channel enable */
#define DMA_CCR4_TCIE ((uint16_t)0x0002) /*!<Transfer complete interrupt enable */
#define DMA_CCR4_HTIE ((uint16_t)0x0004) /*!<Half Transfer interrupt enable */
#define DMA_CCR4_TEIE ((uint16_t)0x0008) /*!<Transfer error interrupt enable */
#define DMA_CCR4_DIR ((uint16_t)0x0010) /*!<Data transfer direction */
#define DMA_CCR4_CIRC ((uint16_t)0x0020) /*!<Circular mode */
#define DMA_CCR4_PINC ((uint16_t)0x0040) /*!<Peripheral increment mode */
#define DMA_CCR4_MINC ((uint16_t)0x0080) /*!<Memory increment mode */
#define DMA_CCR4_PSIZE ((uint16_t)0x0300) /*!<PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR4_PSIZE_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define DMA_CCR4_PSIZE_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define DMA_CCR4_MSIZE ((uint16_t)0x0C00) /*!<MSIZE[1:0] bits (Memory size) */
#define DMA_CCR4_MSIZE_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define DMA_CCR4_MSIZE_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define DMA_CCR4_PL ((uint16_t)0x3000) /*!<PL[1:0] bits (Channel Priority level) */
#define DMA_CCR4_PL_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define DMA_CCR4_PL_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define DMA_CCR4_MEM2MEM ((uint16_t)0x4000) /*!<Memory to memory mode */
/****************** Bit definition for DMA_CCR5 register *******************/
#define DMA_CCR5_EN ((uint16_t)0x0001) /*!<Channel enable */
#define DMA_CCR5_TCIE ((uint16_t)0x0002) /*!<Transfer complete interrupt enable */
#define DMA_CCR5_HTIE ((uint16_t)0x0004) /*!<Half Transfer interrupt enable */
#define DMA_CCR5_TEIE ((uint16_t)0x0008) /*!<Transfer error interrupt enable */
#define DMA_CCR5_DIR ((uint16_t)0x0010) /*!<Data transfer direction */
#define DMA_CCR5_CIRC ((uint16_t)0x0020) /*!<Circular mode */
#define DMA_CCR5_PINC ((uint16_t)0x0040) /*!<Peripheral increment mode */
#define DMA_CCR5_MINC ((uint16_t)0x0080) /*!<Memory increment mode */
#define DMA_CCR5_PSIZE ((uint16_t)0x0300) /*!<PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR5_PSIZE_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define DMA_CCR5_PSIZE_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define DMA_CCR5_MSIZE ((uint16_t)0x0C00) /*!<MSIZE[1:0] bits (Memory size) */
#define DMA_CCR5_MSIZE_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define DMA_CCR5_MSIZE_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define DMA_CCR5_PL ((uint16_t)0x3000) /*!<PL[1:0] bits (Channel Priority level) */
#define DMA_CCR5_PL_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define DMA_CCR5_PL_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define DMA_CCR5_MEM2MEM ((uint16_t)0x4000) /*!<Memory to memory mode enable */
/******************* Bit definition for DMA_CCR6 register *******************/
#define DMA_CCR6_EN ((uint16_t)0x0001) /*!<Channel enable */
#define DMA_CCR6_TCIE ((uint16_t)0x0002) /*!<Transfer complete interrupt enable */
#define DMA_CCR6_HTIE ((uint16_t)0x0004) /*!<Half Transfer interrupt enable */
#define DMA_CCR6_TEIE ((uint16_t)0x0008) /*!<Transfer error interrupt enable */
#define DMA_CCR6_DIR ((uint16_t)0x0010) /*!<Data transfer direction */
#define DMA_CCR6_CIRC ((uint16_t)0x0020) /*!<Circular mode */
#define DMA_CCR6_PINC ((uint16_t)0x0040) /*!<Peripheral increment mode */
#define DMA_CCR6_MINC ((uint16_t)0x0080) /*!<Memory increment mode */
#define DMA_CCR6_PSIZE ((uint16_t)0x0300) /*!<PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR6_PSIZE_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define DMA_CCR6_PSIZE_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define DMA_CCR6_MSIZE ((uint16_t)0x0C00) /*!<MSIZE[1:0] bits (Memory size) */
#define DMA_CCR6_MSIZE_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define DMA_CCR6_MSIZE_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define DMA_CCR6_PL ((uint16_t)0x3000) /*!<PL[1:0] bits (Channel Priority level) */
#define DMA_CCR6_PL_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define DMA_CCR6_PL_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define DMA_CCR6_MEM2MEM ((uint16_t)0x4000) /*!<Memory to memory mode */
/******************* Bit definition for DMA_CCR7 register *******************/
#define DMA_CCR7_EN ((uint16_t)0x0001) /*!<Channel enable */
#define DMA_CCR7_TCIE ((uint16_t)0x0002) /*!<Transfer complete interrupt enable */
#define DMA_CCR7_HTIE ((uint16_t)0x0004) /*!<Half Transfer interrupt enable */
#define DMA_CCR7_TEIE ((uint16_t)0x0008) /*!<Transfer error interrupt enable */
#define DMA_CCR7_DIR ((uint16_t)0x0010) /*!<Data transfer direction */
#define DMA_CCR7_CIRC ((uint16_t)0x0020) /*!<Circular mode */
#define DMA_CCR7_PINC ((uint16_t)0x0040) /*!<Peripheral increment mode */
#define DMA_CCR7_MINC ((uint16_t)0x0080) /*!<Memory increment mode */
#define DMA_CCR7_PSIZE , ((uint16_t)0x0300) /*!<PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR7_PSIZE_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define DMA_CCR7_PSIZE_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define DMA_CCR7_MSIZE ((uint16_t)0x0C00) /*!<MSIZE[1:0] bits (Memory size) */
#define DMA_CCR7_MSIZE_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define DMA_CCR7_MSIZE_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define DMA_CCR7_PL ((uint16_t)0x3000) /*!<PL[1:0] bits (Channel Priority level) */
#define DMA_CCR7_PL_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define DMA_CCR7_PL_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define DMA_CCR7_MEM2MEM ((uint16_t)0x4000) /*!<Memory to memory mode enable */
/****************** Bit definition for DMA_CNDTR1 register ******************/
#define DMA_CNDTR1_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR2 register ******************/
#define DMA_CNDTR2_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR3 register ******************/
#define DMA_CNDTR3_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR4 register ******************/
#define DMA_CNDTR4_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR5 register ******************/
#define DMA_CNDTR5_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR6 register ******************/
#define DMA_CNDTR6_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR7 register ******************/
#define DMA_CNDTR7_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CPAR1 register *******************/
#define DMA_CPAR1_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR2 register *******************/
#define DMA_CPAR2_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR3 register *******************/
#define DMA_CPAR3_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR4 register *******************/
#define DMA_CPAR4_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR5 register *******************/
#define DMA_CPAR5_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR6 register *******************/
#define DMA_CPAR6_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR7 register *******************/
#define DMA_CPAR7_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CMAR1 register *******************/
#define DMA_CMAR1_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR2 register *******************/
#define DMA_CMAR2_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR3 register *******************/
#define DMA_CMAR3_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR4 register *******************/
#define DMA_CMAR4_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR5 register *******************/
#define DMA_CMAR5_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR6 register *******************/
#define DMA_CMAR6_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR7 register *******************/
#define DMA_CMAR7_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/******************************************************************************/
/* */
/* Analog to Digital Converter */
/* */
/******************************************************************************/
/******************** Bit definition for ADC_SR register ********************/
#define ADC_SR_AWD ((uint8_t)0x01) /*!<Analog watchdog flag */
#define ADC_SR_EOC ((uint8_t)0x02) /*!<End of conversion */
#define ADC_SR_JEOC ((uint8_t)0x04) /*!<Injected channel end of conversion */
#define ADC_SR_JSTRT ((uint8_t)0x08) /*!<Injected channel Start flag */
#define ADC_SR_STRT ((uint8_t)0x10) /*!<Regular channel Start flag */
/******************* Bit definition for ADC_CR1 register ********************/
#define ADC_CR1_AWDCH ((uint32_t)0x0000001F) /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
#define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define ADC_CR1_EOCIE ((uint32_t)0x00000020) /*!<Interrupt enable for EOC */
#define ADC_CR1_AWDIE ((uint32_t)0x00000040) /*!<AAnalog Watchdog interrupt enable */
#define ADC_CR1_JEOCIE ((uint32_t)0x00000080) /*!<Interrupt enable for injected channels */
#define ADC_CR1_SCAN ((uint32_t)0x00000100) /*!<Scan mode */
#define ADC_CR1_AWDSGL ((uint32_t)0x00000200) /*!<Enable the watchdog on a single channel in scan mode */
#define ADC_CR1_JAUTO ((uint32_t)0x00000400) /*!<Automatic injected group conversion */
#define ADC_CR1_DISCEN ((uint32_t)0x00000800) /*!<Discontinuous mode on regular channels */
#define ADC_CR1_JDISCEN ((uint32_t)0x00001000) /*!<Discontinuous mode on injected channels */
#define ADC_CR1_DISCNUM ((uint32_t)0x0000E000) /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
#define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000) /*!<Bit 0 */
#define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000) /*!<Bit 1 */
#define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000) /*!<Bit 2 */
#define ADC_CR1_DUALMOD ((uint32_t)0x000F0000) /*!<DUALMOD[3:0] bits (Dual mode selection) */
#define ADC_CR1_DUALMOD_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define ADC_CR1_DUALMOD_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define ADC_CR1_DUALMOD_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define ADC_CR1_DUALMOD_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define ADC_CR1_JAWDEN ((uint32_t)0x00400000) /*!<Analog watchdog enable on injected channels */
#define ADC_CR1_AWDEN ((uint32_t)0x00800000) /*!<Analog watchdog enable on regular channels */
/******************* Bit definition for ADC_CR2 register ********************/
#define ADC_CR2_ADON ((uint32_t)0x00000001) /*!<A/D Converter ON / OFF */
#define ADC_CR2_CONT ((uint32_t)0x00000002) /*!<Continuous Conversion */
#define ADC_CR2_CAL ((uint32_t)0x00000004) /*!<A/D Calibration */
#define ADC_CR2_RSTCAL ((uint32_t)0x00000008) /*!<Reset Calibration */
#define ADC_CR2_DMA ((uint32_t)0x00000100) /*!<Direct Memory access mode */
#define ADC_CR2_ALIGN ((uint32_t)0x00000800) /*!<Data Alignment */
#define ADC_CR2_JEXTSEL ((uint32_t)0x00007000) /*!<JEXTSEL[2:0] bits (External event select for injected group) */
#define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00001000) /*!<Bit 0 */
#define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00002000) /*!<Bit 1 */
#define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00004000) /*!<Bit 2 */
#define ADC_CR2_JEXTTRIG ((uint32_t)0x00008000) /*!<External Trigger Conversion mode for injected channels */
#define ADC_CR2_EXTSEL ((uint32_t)0x000E0000) /*!<EXTSEL[2:0] bits (External Event Select for regular group) */
#define ADC_CR2_EXTSEL_0 ((uint32_t)0x00020000) /*!<Bit 0 */
#define ADC_CR2_EXTSEL_1 ((uint32_t)0x00040000) /*!<Bit 1 */
#define ADC_CR2_EXTSEL_2 ((uint32_t)0x00080000) /*!<Bit 2 */
#define ADC_CR2_EXTTRIG ((uint32_t)0x00100000) /*!<External Trigger Conversion mode for regular channels */
#define ADC_CR2_JSWSTART ((uint32_t)0x00200000) /*!<Start Conversion of injected channels */
#define ADC_CR2_SWSTART ((uint32_t)0x00400000) /*!<Start Conversion of regular channels */
#define ADC_CR2_TSVREFE ((uint32_t)0x00800000) /*!<Temperature Sensor and VREFINT Enable */
/****************** Bit definition for ADC_SMPR1 register *******************/
#define ADC_SMPR1_SMP10 ((uint32_t)0x00000007) /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
#define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define ADC_SMPR1_SMP11 ((uint32_t)0x00000038) /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
#define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008) /*!<Bit 0 */
#define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010) /*!<Bit 1 */
#define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020) /*!<Bit 2 */
#define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0) /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
#define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040) /*!<Bit 0 */
#define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080) /*!<Bit 1 */
#define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100) /*!<Bit 2 */
#define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00) /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
#define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200) /*!<Bit 0 */
#define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400) /*!<Bit 1 */
#define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800) /*!<Bit 2 */
#define ADC_SMPR1_SMP14 ((uint32_t)0x00007000) /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
#define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000) /*!<Bit 0 */
#define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000) /*!<Bit 1 */
#define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000) /*!<Bit 2 */
#define ADC_SMPR1_SMP15 ((uint32_t)0x00038000) /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
#define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000) /*!<Bit 0 */
#define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000) /*!<Bit 1 */
#define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000) /*!<Bit 2 */
#define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000) /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
#define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000) /*!<Bit 0 */
#define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000) /*!<Bit 1 */
#define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000) /*!<Bit 2 */
#define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000) /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
#define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000) /*!<Bit 0 */
#define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000) /*!<Bit 1 */
#define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000) /*!<Bit 2 */
/****************** Bit definition for ADC_SMPR2 register *******************/
#define ADC_SMPR2_SMP0 ((uint32_t)0x00000007) /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
#define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define ADC_SMPR2_SMP1 ((uint32_t)0x00000038) /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
#define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
#define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
#define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
#define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0) /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
#define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040) /*!<Bit 0 */
#define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080) /*!<Bit 1 */
#define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100) /*!<Bit 2 */
#define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00) /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
#define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200) /*!<Bit 0 */
#define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400) /*!<Bit 1 */
#define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800) /*!<Bit 2 */
#define ADC_SMPR2_SMP4 ((uint32_t)0x00007000) /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
#define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000) /*!<Bit 0 */
#define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000) /*!<Bit 1 */
#define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000) /*!<Bit 2 */
#define ADC_SMPR2_SMP5 ((uint32_t)0x00038000) /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
#define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000) /*!<Bit 0 */
#define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000) /*!<Bit 1 */
#define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000) /*!<Bit 2 */
#define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000) /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
#define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000) /*!<Bit 0 */
#define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000) /*!<Bit 1 */
#define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000) /*!<Bit 2 */
#define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000) /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
#define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000) /*!<Bit 0 */
#define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000) /*!<Bit 1 */
#define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000) /*!<Bit 2 */
#define ADC_SMPR2_SMP8 ((uint32_t)0x07000000) /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
#define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define ADC_SMPR2_SMP9 ((uint32_t)0x38000000) /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
#define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000) /*!<Bit 0 */
#define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000) /*!<Bit 1 */
#define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000) /*!<Bit 2 */
/****************** Bit definition for ADC_JOFR1 register *******************/
#define ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 1 */
/****************** Bit definition for ADC_JOFR2 register *******************/
#define ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 2 */
/****************** Bit definition for ADC_JOFR3 register *******************/
#define ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 3 */
/****************** Bit definition for ADC_JOFR4 register *******************/
#define ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF) /*!<Data offset for injected channel 4 */
/******************* Bit definition for ADC_HTR register ********************/
#define ADC_HTR_HT ((uint16_t)0x0FFF) /*!<Analog watchdog high threshold */
/******************* Bit definition for ADC_LTR register ********************/
#define ADC_LTR_LT ((uint16_t)0x0FFF) /*!<Analog watchdog low threshold */
/******************* Bit definition for ADC_SQR1 register *******************/
#define ADC_SQR1_SQ13 ((uint32_t)0x0000001F) /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
#define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define ADC_SQR1_SQ14 ((uint32_t)0x000003E0) /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
#define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020) /*!<Bit 0 */
#define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040) /*!<Bit 1 */
#define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080) /*!<Bit 2 */
#define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100) /*!<Bit 3 */
#define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200) /*!<Bit 4 */
#define ADC_SQR1_SQ15 ((uint32_t)0x00007C00) /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
#define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define ADC_SQR1_SQ16 ((uint32_t)0x000F8000) /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
#define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000) /*!<Bit 0 */
#define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000) /*!<Bit 1 */
#define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000) /*!<Bit 2 */
#define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000) /*!<Bit 3 */
#define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000) /*!<Bit 4 */
#define ADC_SQR1_L ((uint32_t)0x00F00000) /*!<L[3:0] bits (Regular channel sequence length) */
#define ADC_SQR1_L_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define ADC_SQR1_L_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define ADC_SQR1_L_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define ADC_SQR1_L_3 ((uint32_t)0x00800000) /*!<Bit 3 */
/******************* Bit definition for ADC_SQR2 register *******************/
#define ADC_SQR2_SQ7 ((uint32_t)0x0000001F) /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
#define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define ADC_SQR2_SQ8 ((uint32_t)0x000003E0) /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
#define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020) /*!<Bit 0 */
#define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040) /*!<Bit 1 */
#define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080) /*!<Bit 2 */
#define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100) /*!<Bit 3 */
#define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200) /*!<Bit 4 */
#define ADC_SQR2_SQ9 ((uint32_t)0x00007C00) /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
#define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define ADC_SQR2_SQ10 ((uint32_t)0x000F8000) /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
#define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000) /*!<Bit 0 */
#define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000) /*!<Bit 1 */
#define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000) /*!<Bit 2 */
#define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000) /*!<Bit 3 */
#define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000) /*!<Bit 4 */
#define ADC_SQR2_SQ11 ((uint32_t)0x01F00000) /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
#define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000) /*!<Bit 4 */
#define ADC_SQR2_SQ12 ((uint32_t)0x3E000000) /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
#define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000) /*!<Bit 0 */
#define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000) /*!<Bit 1 */
#define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000) /*!<Bit 2 */
#define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000) /*!<Bit 3 */
#define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000) /*!<Bit 4 */
/******************* Bit definition for ADC_SQR3 register *******************/
#define ADC_SQR3_SQ1 ((uint32_t)0x0000001F) /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
#define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define ADC_SQR3_SQ2 ((uint32_t)0x000003E0) /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
#define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
#define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
#define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
#define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
#define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
#define ADC_SQR3_SQ3 ((uint32_t)0x00007C00) /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
#define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define ADC_SQR3_SQ4 ((uint32_t)0x000F8000) /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
#define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
#define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
#define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
#define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
#define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
#define ADC_SQR3_SQ5 ((uint32_t)0x01F00000) /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
#define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000) /*!<Bit 4 */
#define ADC_SQR3_SQ6 ((uint32_t)0x3E000000) /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
#define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000) /*!<Bit 0 */
#define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000) /*!<Bit 1 */
#define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000) /*!<Bit 2 */
#define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000) /*!<Bit 3 */
#define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000) /*!<Bit 4 */
/******************* Bit definition for ADC_JSQR register *******************/
#define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F) /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
#define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0) /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
#define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020) /*!<Bit 0 */
#define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040) /*!<Bit 1 */
#define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080) /*!<Bit 2 */
#define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100) /*!<Bit 3 */
#define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200) /*!<Bit 4 */
#define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00) /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
#define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000) /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
#define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000) /*!<Bit 0 */
#define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000) /*!<Bit 1 */
#define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000) /*!<Bit 2 */
#define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000) /*!<Bit 3 */
#define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000) /*!<Bit 4 */
#define ADC_JSQR_JL ((uint32_t)0x00300000) /*!<JL[1:0] bits (Injected Sequence length) */
#define ADC_JSQR_JL_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define ADC_JSQR_JL_1 ((uint32_t)0x00200000) /*!<Bit 1 */
/******************* Bit definition for ADC_JDR1 register *******************/
#define ADC_JDR1_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
/******************* Bit definition for ADC_JDR2 register *******************/
#define ADC_JDR2_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
/******************* Bit definition for ADC_JDR3 register *******************/
#define ADC_JDR3_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
/******************* Bit definition for ADC_JDR4 register *******************/
#define ADC_JDR4_JDATA ((uint16_t)0xFFFF) /*!<Injected data */
/******************** Bit definition for ADC_DR register ********************/
#define ADC_DR_DATA ((uint32_t)0x0000FFFF) /*!<Regular data */
#define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000) /*!<ADC2 data */
/******************************************************************************/
/* */
/* Digital to Analog Converter */
/* */
/******************************************************************************/
/******************** Bit definition for DAC_CR register ********************/
#define DAC_CR_EN1 ((uint32_t)0x00000001) /*!<DAC channel1 enable */
#define DAC_CR_BOFF1 ((uint32_t)0x00000002) /*!<DAC channel1 output buffer disable */
#define DAC_CR_TEN1 ((uint32_t)0x00000004) /*!<DAC channel1 Trigger enable */
#define DAC_CR_TSEL1 ((uint32_t)0x00000038) /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
#define DAC_CR_TSEL1_0 ((uint32_t)0x00000008) /*!<Bit 0 */
#define DAC_CR_TSEL1_1 ((uint32_t)0x00000010) /*!<Bit 1 */
#define DAC_CR_TSEL1_2 ((uint32_t)0x00000020) /*!<Bit 2 */
#define DAC_CR_WAVE1 ((uint32_t)0x000000C0) /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
#define DAC_CR_WAVE1_0 ((uint32_t)0x00000040) /*!<Bit 0 */
#define DAC_CR_WAVE1_1 ((uint32_t)0x00000080) /*!<Bit 1 */
#define DAC_CR_MAMP1 ((uint32_t)0x00000F00) /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
#define DAC_CR_MAMP1_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define DAC_CR_MAMP1_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define DAC_CR_MAMP1_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define DAC_CR_MAMP1_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define DAC_CR_DMAEN1 ((uint32_t)0x00001000) /*!<DAC channel1 DMA enable */
#define DAC_CR_EN2 ((uint32_t)0x00010000) /*!<DAC channel2 enable */
#define DAC_CR_BOFF2 ((uint32_t)0x00020000) /*!<DAC channel2 output buffer disable */
#define DAC_CR_TEN2 ((uint32_t)0x00040000) /*!<DAC channel2 Trigger enable */
#define DAC_CR_TSEL2 ((uint32_t)0x00380000) /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
#define DAC_CR_TSEL2_0 ((uint32_t)0x00080000) /*!<Bit 0 */
#define DAC_CR_TSEL2_1 ((uint32_t)0x00100000) /*!<Bit 1 */
#define DAC_CR_TSEL2_2 ((uint32_t)0x00200000) /*!<Bit 2 */
#define DAC_CR_WAVE2 ((uint32_t)0x00C00000) /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
#define DAC_CR_WAVE2_0 ((uint32_t)0x00400000) /*!<Bit 0 */
#define DAC_CR_WAVE2_1 ((uint32_t)0x00800000) /*!<Bit 1 */
#define DAC_CR_MAMP2 ((uint32_t)0x0F000000) /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
#define DAC_CR_MAMP2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define DAC_CR_MAMP2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define DAC_CR_MAMP2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define DAC_CR_MAMP2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define DAC_CR_DMAEN2 ((uint32_t)0x10000000) /*!<DAC channel2 DMA enabled */
/***************** Bit definition for DAC_SWTRIGR register ******************/
#define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01) /*!<DAC channel1 software trigger */
#define DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02) /*!<DAC channel2 software trigger */
/***************** Bit definition for DAC_DHR12R1 register ******************/
#define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF) /*!<DAC channel1 12-bit Right aligned data */
/***************** Bit definition for DAC_DHR12L1 register ******************/
#define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0) /*!<DAC channel1 12-bit Left aligned data */
/****************** Bit definition for DAC_DHR8R1 register ******************/
#define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF) /*!<DAC channel1 8-bit Right aligned data */
/***************** Bit definition for DAC_DHR12R2 register ******************/
#define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF) /*!<DAC channel2 12-bit Right aligned data */
/***************** Bit definition for DAC_DHR12L2 register ******************/
#define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0) /*!<DAC channel2 12-bit Left aligned data */
/****************** Bit definition for DAC_DHR8R2 register ******************/
#define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF) /*!<DAC channel2 8-bit Right aligned data */
/***************** Bit definition for DAC_DHR12RD register ******************/
#define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF) /*!<DAC channel1 12-bit Right aligned data */
#define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000) /*!<DAC channel2 12-bit Right aligned data */
/***************** Bit definition for DAC_DHR12LD register ******************/
#define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0) /*!<DAC channel1 12-bit Left aligned data */
#define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000) /*!<DAC channel2 12-bit Left aligned data */
/****************** Bit definition for DAC_DHR8RD register ******************/
#define DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF) /*!<DAC channel1 8-bit Right aligned data */
#define DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00) /*!<DAC channel2 8-bit Right aligned data */
/******************* Bit definition for DAC_DOR1 register *******************/
#define DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF) /*!<DAC channel1 data output */
/******************* Bit definition for DAC_DOR2 register *******************/
#define DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF) /*!<DAC channel2 data output */
/******************** Bit definition for DAC_SR register ********************/
#define DAC_SR_DMAUDR1 ((uint32_t)0x00002000) /*!<DAC channel1 DMA underrun flag */
#define DAC_SR_DMAUDR2 ((uint32_t)0x20000000) /*!<DAC channel2 DMA underrun flag */
/******************************************************************************/
/* */
/* CEC */
/* */
/******************************************************************************/
/******************** Bit definition for CEC_CFGR register ******************/
#define CEC_CFGR_PE ((uint16_t)0x0001) /*!< Peripheral Enable */
#define CEC_CFGR_IE ((uint16_t)0x0002) /*!< Interrupt Enable */
#define CEC_CFGR_BTEM ((uint16_t)0x0004) /*!< Bit Timing Error Mode */
#define CEC_CFGR_BPEM ((uint16_t)0x0008) /*!< Bit Period Error Mode */
/******************** Bit definition for CEC_OAR register ******************/
#define CEC_OAR_OA ((uint16_t)0x000F) /*!< OA[3:0]: Own Address */
#define CEC_OAR_OA_0 ((uint16_t)0x0001) /*!< Bit 0 */
#define CEC_OAR_OA_1 ((uint16_t)0x0002) /*!< Bit 1 */
#define CEC_OAR_OA_2 ((uint16_t)0x0004) /*!< Bit 2 */
#define CEC_OAR_OA_3 ((uint16_t)0x0008) /*!< Bit 3 */
/******************** Bit definition for CEC_PRES register ******************/
#define CEC_PRES_PRES ((uint16_t)0x3FFF) /*!< Prescaler Counter Value */
/******************** Bit definition for CEC_ESR register ******************/
#define CEC_ESR_BTE ((uint16_t)0x0001) /*!< Bit Timing Error */
#define CEC_ESR_BPE ((uint16_t)0x0002) /*!< Bit Period Error */
#define CEC_ESR_RBTFE ((uint16_t)0x0004) /*!< Rx Block Transfer Finished Error */
#define CEC_ESR_SBE ((uint16_t)0x0008) /*!< Start Bit Error */
#define CEC_ESR_ACKE ((uint16_t)0x0010) /*!< Block Acknowledge Error */
#define CEC_ESR_LINE ((uint16_t)0x0020) /*!< Line Error */
#define CEC_ESR_TBTFE ((uint16_t)0x0040) /*!< Tx Block Transfer Finsihed Error */
/******************** Bit definition for CEC_CSR register ******************/
#define CEC_CSR_TSOM ((uint16_t)0x0001) /*!< Tx Start Of Message */
#define CEC_CSR_TEOM ((uint16_t)0x0002) /*!< Tx End Of Message */
#define CEC_CSR_TERR ((uint16_t)0x0004) /*!< Tx Error */
#define CEC_CSR_TBTRF ((uint16_t)0x0008) /*!< Tx Byte Transfer Request or Block Transfer Finished */
#define CEC_CSR_RSOM ((uint16_t)0x0010) /*!< Rx Start Of Message */
#define CEC_CSR_REOM ((uint16_t)0x0020) /*!< Rx End Of Message */
#define CEC_CSR_RERR ((uint16_t)0x0040) /*!< Rx Error */
#define CEC_CSR_RBTF ((uint16_t)0x0080) /*!< Rx Block Transfer Finished */
/******************** Bit definition for CEC_TXD register ******************/
#define CEC_TXD_TXD ((uint16_t)0x00FF) /*!< Tx Data register */
/******************** Bit definition for CEC_RXD register ******************/
#define CEC_RXD_RXD ((uint16_t)0x00FF) /*!< Rx Data register */
/******************************************************************************/
/* */
/* TIM */
/* */
/******************************************************************************/
/******************* Bit definition for TIM_CR1 register ********************/
#define TIM_CR1_CEN ((uint16_t)0x0001) /*!<Counter enable */
#define TIM_CR1_UDIS ((uint16_t)0x0002) /*!<Update disable */
#define TIM_CR1_URS ((uint16_t)0x0004) /*!<Update request source */
#define TIM_CR1_OPM ((uint16_t)0x0008) /*!<One pulse mode */
#define TIM_CR1_DIR ((uint16_t)0x0010) /*!<Direction */
#define TIM_CR1_CMS ((uint16_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
#define TIM_CR1_CMS_0 ((uint16_t)0x0020) /*!<Bit 0 */
#define TIM_CR1_CMS_1 ((uint16_t)0x0040) /*!<Bit 1 */
#define TIM_CR1_ARPE ((uint16_t)0x0080) /*!<Auto-reload preload enable */
#define TIM_CR1_CKD ((uint16_t)0x0300) /*!<CKD[1:0] bits (clock division) */
#define TIM_CR1_CKD_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_CR1_CKD_1 ((uint16_t)0x0200) /*!<Bit 1 */
/******************* Bit definition for TIM_CR2 register ********************/
#define TIM_CR2_CCPC ((uint16_t)0x0001) /*!<Capture/Compare Preloaded Control */
#define TIM_CR2_CCUS ((uint16_t)0x0004) /*!<Capture/Compare Control Update Selection */
#define TIM_CR2_CCDS ((uint16_t)0x0008) /*!<Capture/Compare DMA Selection */
#define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Master Mode Selection) */
#define TIM_CR2_MMS_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CR2_MMS_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CR2_MMS_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CR2_TI1S ((uint16_t)0x0080) /*!<TI1 Selection */
#define TIM_CR2_OIS1 ((uint16_t)0x0100) /*!<Output Idle state 1 (OC1 output) */
#define TIM_CR2_OIS1N ((uint16_t)0x0200) /*!<Output Idle state 1 (OC1N output) */
#define TIM_CR2_OIS2 ((uint16_t)0x0400) /*!<Output Idle state 2 (OC2 output) */
#define TIM_CR2_OIS2N ((uint16_t)0x0800) /*!<Output Idle state 2 (OC2N output) */
#define TIM_CR2_OIS3 ((uint16_t)0x1000) /*!<Output Idle state 3 (OC3 output) */
#define TIM_CR2_OIS3N ((uint16_t)0x2000) /*!<Output Idle state 3 (OC3N output) */
#define TIM_CR2_OIS4 ((uint16_t)0x4000) /*!<Output Idle state 4 (OC4 output) */
/******************* Bit definition for TIM_SMCR register *******************/
#define TIM_SMCR_SMS ((uint16_t)0x0007) /*!<SMS[2:0] bits (Slave mode selection) */
#define TIM_SMCR_SMS_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_SMCR_SMS_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_SMCR_SMS_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define TIM_SMCR_TS ((uint16_t)0x0070) /*!<TS[2:0] bits (Trigger selection) */
#define TIM_SMCR_TS_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_SMCR_TS_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_SMCR_TS_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_SMCR_MSM ((uint16_t)0x0080) /*!<Master/slave mode */
#define TIM_SMCR_ETF ((uint16_t)0x0F00) /*!<ETF[3:0] bits (External trigger filter) */
#define TIM_SMCR_ETF_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_SMCR_ETF_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_SMCR_ETF_2 ((uint16_t)0x0400) /*!<Bit 2 */
#define TIM_SMCR_ETF_3 ((uint16_t)0x0800) /*!<Bit 3 */
#define TIM_SMCR_ETPS ((uint16_t)0x3000) /*!<ETPS[1:0] bits (External trigger prescaler) */
#define TIM_SMCR_ETPS_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_SMCR_ETPS_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_SMCR_ECE ((uint16_t)0x4000) /*!<External clock enable */
#define TIM_SMCR_ETP ((uint16_t)0x8000) /*!<External trigger polarity */
/******************* Bit definition for TIM_DIER register *******************/
#define TIM_DIER_UIE ((uint16_t)0x0001) /*!<Update interrupt enable */
#define TIM_DIER_CC1IE ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt enable */
#define TIM_DIER_CC2IE ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt enable */
#define TIM_DIER_CC3IE ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt enable */
#define TIM_DIER_CC4IE ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt enable */
#define TIM_DIER_COMIE ((uint16_t)0x0020) /*!<COM interrupt enable */
#define TIM_DIER_TIE ((uint16_t)0x0040) /*!<Trigger interrupt enable */
#define TIM_DIER_BIE ((uint16_t)0x0080) /*!<Break interrupt enable */
#define TIM_DIER_UDE ((uint16_t)0x0100) /*!<Update DMA request enable */
#define TIM_DIER_CC1DE ((uint16_t)0x0200) /*!<Capture/Compare 1 DMA request enable */
#define TIM_DIER_CC2DE ((uint16_t)0x0400) /*!<Capture/Compare 2 DMA request enable */
#define TIM_DIER_CC3DE ((uint16_t)0x0800) /*!<Capture/Compare 3 DMA request enable */
#define TIM_DIER_CC4DE ((uint16_t)0x1000) /*!<Capture/Compare 4 DMA request enable */
#define TIM_DIER_COMDE ((uint16_t)0x2000) /*!<COM DMA request enable */
#define TIM_DIER_TDE ((uint16_t)0x4000) /*!<Trigger DMA request enable */
/******************** Bit definition for TIM_SR register ********************/
#define TIM_SR_UIF ((uint16_t)0x0001) /*!<Update interrupt Flag */
#define TIM_SR_CC1IF ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt Flag */
#define TIM_SR_CC2IF ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt Flag */
#define TIM_SR_CC3IF ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt Flag */
#define TIM_SR_CC4IF ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt Flag */
#define TIM_SR_COMIF ((uint16_t)0x0020) /*!<COM interrupt Flag */
#define TIM_SR_TIF ((uint16_t)0x0040) /*!<Trigger interrupt Flag */
#define TIM_SR_BIF ((uint16_t)0x0080) /*!<Break interrupt Flag */
#define TIM_SR_CC1OF ((uint16_t)0x0200) /*!<Capture/Compare 1 Overcapture Flag */
#define TIM_SR_CC2OF ((uint16_t)0x0400) /*!<Capture/Compare 2 Overcapture Flag */
#define TIM_SR_CC3OF ((uint16_t)0x0800) /*!<Capture/Compare 3 Overcapture Flag */
#define TIM_SR_CC4OF ((uint16_t)0x1000) /*!<Capture/Compare 4 Overcapture Flag */
/******************* Bit definition for TIM_EGR register ********************/
#define TIM_EGR_UG ((uint8_t)0x01) /*!<Update Generation */
#define TIM_EGR_CC1G ((uint8_t)0x02) /*!<Capture/Compare 1 Generation */
#define TIM_EGR_CC2G ((uint8_t)0x04) /*!<Capture/Compare 2 Generation */
#define TIM_EGR_CC3G ((uint8_t)0x08) /*!<Capture/Compare 3 Generation */
#define TIM_EGR_CC4G ((uint8_t)0x10) /*!<Capture/Compare 4 Generation */
#define TIM_EGR_COMG ((uint8_t)0x20) /*!<Capture/Compare Control Update Generation */
#define TIM_EGR_TG ((uint8_t)0x40) /*!<Trigger Generation */
#define TIM_EGR_BG ((uint8_t)0x80) /*!<Break Generation */
/****************** Bit definition for TIM_CCMR1 register *******************/
#define TIM_CCMR1_CC1S ((uint16_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
#define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_CCMR1_OC1FE ((uint16_t)0x0004) /*!<Output Compare 1 Fast enable */
#define TIM_CCMR1_OC1PE ((uint16_t)0x0008) /*!<Output Compare 1 Preload enable */
#define TIM_CCMR1_OC1M ((uint16_t)0x0070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
#define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR1_OC1CE ((uint16_t)0x0080) /*!<Output Compare 1Clear Enable */
#define TIM_CCMR1_CC2S ((uint16_t)0x0300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
#define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_CCMR1_OC2FE ((uint16_t)0x0400) /*!<Output Compare 2 Fast enable */
#define TIM_CCMR1_OC2PE ((uint16_t)0x0800) /*!<Output Compare 2 Preload enable */
#define TIM_CCMR1_OC2M ((uint16_t)0x7000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
#define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR1_OC2CE ((uint16_t)0x8000) /*!<Output Compare 2 Clear Enable */
/*----------------------------------------------------------------------------*/
#define TIM_CCMR1_IC1PSC ((uint16_t)0x000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
#define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
#define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
#define TIM_CCMR1_IC1F ((uint16_t)0x00F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
#define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080) /*!<Bit 3 */
#define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
#define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define TIM_CCMR1_IC2F ((uint16_t)0xF000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
#define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000) /*!<Bit 3 */
/****************** Bit definition for TIM_CCMR2 register *******************/
#define TIM_CCMR2_CC3S ((uint16_t)0x0003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
#define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_CCMR2_OC3FE ((uint16_t)0x0004) /*!<Output Compare 3 Fast enable */
#define TIM_CCMR2_OC3PE ((uint16_t)0x0008) /*!<Output Compare 3 Preload enable */
#define TIM_CCMR2_OC3M ((uint16_t)0x0070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
#define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR2_OC3CE ((uint16_t)0x0080) /*!<Output Compare 3 Clear Enable */
#define TIM_CCMR2_CC4S ((uint16_t)0x0300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
#define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_CCMR2_OC4FE ((uint16_t)0x0400) /*!<Output Compare 4 Fast enable */
#define TIM_CCMR2_OC4PE ((uint16_t)0x0800) /*!<Output Compare 4 Preload enable */
#define TIM_CCMR2_OC4M ((uint16_t)0x7000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
#define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR2_OC4CE ((uint16_t)0x8000) /*!<Output Compare 4 Clear Enable */
/*----------------------------------------------------------------------------*/
#define TIM_CCMR2_IC3PSC ((uint16_t)0x000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
#define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
#define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
#define TIM_CCMR2_IC3F ((uint16_t)0x00F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
#define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080) /*!<Bit 3 */
#define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
#define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define TIM_CCMR2_IC4F ((uint16_t)0xF000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
#define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000) /*!<Bit 3 */
/******************* Bit definition for TIM_CCER register *******************/
#define TIM_CCER_CC1E ((uint16_t)0x0001) /*!<Capture/Compare 1 output enable */
#define TIM_CCER_CC1P ((uint16_t)0x0002) /*!<Capture/Compare 1 output Polarity */
#define TIM_CCER_CC1NE ((uint16_t)0x0004) /*!<Capture/Compare 1 Complementary output enable */
#define TIM_CCER_CC1NP ((uint16_t)0x0008) /*!<Capture/Compare 1 Complementary output Polarity */
#define TIM_CCER_CC2E ((uint16_t)0x0010) /*!<Capture/Compare 2 output enable */
#define TIM_CCER_CC2P ((uint16_t)0x0020) /*!<Capture/Compare 2 output Polarity */
#define TIM_CCER_CC2NE ((uint16_t)0x0040) /*!<Capture/Compare 2 Complementary output enable */
#define TIM_CCER_CC2NP ((uint16_t)0x0080) /*!<Capture/Compare 2 Complementary output Polarity */
#define TIM_CCER_CC3E ((uint16_t)0x0100) /*!<Capture/Compare 3 output enable */
#define TIM_CCER_CC3P ((uint16_t)0x0200) /*!<Capture/Compare 3 output Polarity */
#define TIM_CCER_CC3NE ((uint16_t)0x0400) /*!<Capture/Compare 3 Complementary output enable */
#define TIM_CCER_CC3NP ((uint16_t)0x0800) /*!<Capture/Compare 3 Complementary output Polarity */
#define TIM_CCER_CC4E ((uint16_t)0x1000) /*!<Capture/Compare 4 output enable */
#define TIM_CCER_CC4P ((uint16_t)0x2000) /*!<Capture/Compare 4 output Polarity */
#define TIM_CCER_CC4NP ((uint16_t)0x8000) /*!<Capture/Compare 4 Complementary output Polarity */
/******************* Bit definition for TIM_CNT register ********************/
#define TIM_CNT_CNT ((uint16_t)0xFFFF) /*!<Counter Value */
/******************* Bit definition for TIM_PSC register ********************/
#define TIM_PSC_PSC ((uint16_t)0xFFFF) /*!<Prescaler Value */
/******************* Bit definition for TIM_ARR register ********************/
#define TIM_ARR_ARR ((uint16_t)0xFFFF) /*!<actual auto-reload Value */
/******************* Bit definition for TIM_RCR register ********************/
#define TIM_RCR_REP ((uint8_t)0xFF) /*!<Repetition Counter Value */
/******************* Bit definition for TIM_CCR1 register *******************/
#define TIM_CCR1_CCR1 ((uint16_t)0xFFFF) /*!<Capture/Compare 1 Value */
/******************* Bit definition for TIM_CCR2 register *******************/
#define TIM_CCR2_CCR2 ((uint16_t)0xFFFF) /*!<Capture/Compare 2 Value */
/******************* Bit definition for TIM_CCR3 register *******************/
#define TIM_CCR3_CCR3 ((uint16_t)0xFFFF) /*!<Capture/Compare 3 Value */
/******************* Bit definition for TIM_CCR4 register *******************/
#define TIM_CCR4_CCR4 ((uint16_t)0xFFFF) /*!<Capture/Compare 4 Value */
/******************* Bit definition for TIM_BDTR register *******************/
#define TIM_BDTR_DTG ((uint16_t)0x00FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
#define TIM_BDTR_DTG_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_BDTR_DTG_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_BDTR_DTG_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define TIM_BDTR_DTG_3 ((uint16_t)0x0008) /*!<Bit 3 */
#define TIM_BDTR_DTG_4 ((uint16_t)0x0010) /*!<Bit 4 */
#define TIM_BDTR_DTG_5 ((uint16_t)0x0020) /*!<Bit 5 */
#define TIM_BDTR_DTG_6 ((uint16_t)0x0040) /*!<Bit 6 */
#define TIM_BDTR_DTG_7 ((uint16_t)0x0080) /*!<Bit 7 */
#define TIM_BDTR_LOCK ((uint16_t)0x0300) /*!<LOCK[1:0] bits (Lock Configuration) */
#define TIM_BDTR_LOCK_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_BDTR_LOCK_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_BDTR_OSSI ((uint16_t)0x0400) /*!<Off-State Selection for Idle mode */
#define TIM_BDTR_OSSR ((uint16_t)0x0800) /*!<Off-State Selection for Run mode */
#define TIM_BDTR_BKE ((uint16_t)0x1000) /*!<Break enable */
#define TIM_BDTR_BKP ((uint16_t)0x2000) /*!<Break Polarity */
#define TIM_BDTR_AOE ((uint16_t)0x4000) /*!<Automatic Output enable */
#define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */
/******************* Bit definition for TIM_DCR register ********************/
#define TIM_DCR_DBA ((uint16_t)0x001F) /*!<DBA[4:0] bits (DMA Base Address) */
#define TIM_DCR_DBA_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_DCR_DBA_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_DCR_DBA_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define TIM_DCR_DBA_3 ((uint16_t)0x0008) /*!<Bit 3 */
#define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */
#define TIM_DCR_DBL ((uint16_t)0x1F00) /*!<DBL[4:0] bits (DMA Burst Length) */
#define TIM_DCR_DBL_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_DCR_DBL_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_DCR_DBL_2 ((uint16_t)0x0400) /*!<Bit 2 */
#define TIM_DCR_DBL_3 ((uint16_t)0x0800) /*!<Bit 3 */
#define TIM_DCR_DBL_4 ((uint16_t)0x1000) /*!<Bit 4 */
/******************* Bit definition for TIM_DMAR register *******************/
#define TIM_DMAR_DMAB ((uint16_t)0xFFFF) /*!<DMA register for burst accesses */
/******************************************************************************/
/* */
/* Real-Time Clock */
/* */
/******************************************************************************/
/******************* Bit definition for RTC_CRH register ********************/
#define RTC_CRH_SECIE ((uint8_t)0x01) /*!<Second Interrupt Enable */
#define RTC_CRH_ALRIE ((uint8_t)0x02) /*!<Alarm Interrupt Enable */
#define RTC_CRH_OWIE ((uint8_t)0x04) /*!<OverfloW Interrupt Enable */
/******************* Bit definition for RTC_CRL register ********************/
#define RTC_CRL_SECF ((uint8_t)0x01) /*!<Second Flag */
#define RTC_CRL_ALRF ((uint8_t)0x02) /*!<Alarm Flag */
#define RTC_CRL_OWF ((uint8_t)0x04) /*!<OverfloW Flag */
#define RTC_CRL_RSF ((uint8_t)0x08) /*!<Registers Synchronized Flag */
#define RTC_CRL_CNF ((uint8_t)0x10) /*!<Configuration Flag */
#define RTC_CRL_RTOFF ((uint8_t)0x20) /*!<RTC operation OFF */
/******************* Bit definition for RTC_PRLH register *******************/
#define RTC_PRLH_PRL ((uint16_t)0x000F) /*!<RTC Prescaler Reload Value High */
/******************* Bit definition for RTC_PRLL register *******************/
#define RTC_PRLL_PRL ((uint16_t)0xFFFF) /*!<RTC Prescaler Reload Value Low */
/******************* Bit definition for RTC_DIVH register *******************/
#define RTC_DIVH_RTC_DIV ((uint16_t)0x000F) /*!<RTC Clock Divider High */
/******************* Bit definition for RTC_DIVL register *******************/
#define RTC_DIVL_RTC_DIV ((uint16_t)0xFFFF) /*!<RTC Clock Divider Low */
/******************* Bit definition for RTC_CNTH register *******************/
#define RTC_CNTH_RTC_CNT ((uint16_t)0xFFFF) /*!<RTC Counter High */
/******************* Bit definition for RTC_CNTL register *******************/
#define RTC_CNTL_RTC_CNT ((uint16_t)0xFFFF) /*!<RTC Counter Low */
/******************* Bit definition for RTC_ALRH register *******************/
#define RTC_ALRH_RTC_ALR ((uint16_t)0xFFFF) /*!<RTC Alarm High */
/******************* Bit definition for RTC_ALRL register *******************/
#define RTC_ALRL_RTC_ALR ((uint16_t)0xFFFF) /*!<RTC Alarm Low */
/******************************************************************************/
/* */
/* Independent WATCHDOG */
/* */
/******************************************************************************/
/******************* Bit definition for IWDG_KR register ********************/
#define IWDG_KR_KEY ((uint16_t)0xFFFF) /*!<Key value (write only, read 0000h) */
/******************* Bit definition for IWDG_PR register ********************/
#define IWDG_PR_PR ((uint8_t)0x07) /*!<PR[2:0] (Prescaler divider) */
#define IWDG_PR_PR_0 ((uint8_t)0x01) /*!<Bit 0 */
#define IWDG_PR_PR_1 ((uint8_t)0x02) /*!<Bit 1 */
#define IWDG_PR_PR_2 ((uint8_t)0x04) /*!<Bit 2 */
/******************* Bit definition for IWDG_RLR register *******************/
#define IWDG_RLR_RL ((uint16_t)0x0FFF) /*!<Watchdog counter reload value */
/******************* Bit definition for IWDG_SR register ********************/
#define IWDG_SR_PVU ((uint8_t)0x01) /*!<Watchdog prescaler value update */
#define IWDG_SR_RVU ((uint8_t)0x02) /*!<Watchdog counter reload value update */
/******************************************************************************/
/* */
/* Window WATCHDOG */
/* */
/******************************************************************************/
/******************* Bit definition for WWDG_CR register ********************/
#define WWDG_CR_T ((uint8_t)0x7F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
#define WWDG_CR_T0 ((uint8_t)0x01) /*!<Bit 0 */
#define WWDG_CR_T1 ((uint8_t)0x02) /*!<Bit 1 */
#define WWDG_CR_T2 ((uint8_t)0x04) /*!<Bit 2 */
#define WWDG_CR_T3 ((uint8_t)0x08) /*!<Bit 3 */
#define WWDG_CR_T4 ((uint8_t)0x10) /*!<Bit 4 */
#define WWDG_CR_T5 ((uint8_t)0x20) /*!<Bit 5 */
#define WWDG_CR_T6 ((uint8_t)0x40) /*!<Bit 6 */
#define WWDG_CR_WDGA ((uint8_t)0x80) /*!<Activation bit */
/******************* Bit definition for WWDG_CFR register *******************/
#define WWDG_CFR_W ((uint16_t)0x007F) /*!<W[6:0] bits (7-bit window value) */
#define WWDG_CFR_W0 ((uint16_t)0x0001) /*!<Bit 0 */
#define WWDG_CFR_W1 ((uint16_t)0x0002) /*!<Bit 1 */
#define WWDG_CFR_W2 ((uint16_t)0x0004) /*!<Bit 2 */
#define WWDG_CFR_W3 ((uint16_t)0x0008) /*!<Bit 3 */
#define WWDG_CFR_W4 ((uint16_t)0x0010) /*!<Bit 4 */
#define WWDG_CFR_W5 ((uint16_t)0x0020) /*!<Bit 5 */
#define WWDG_CFR_W6 ((uint16_t)0x0040) /*!<Bit 6 */
#define WWDG_CFR_WDGTB ((uint16_t)0x0180) /*!<WDGTB[1:0] bits (Timer Base) */
#define WWDG_CFR_WDGTB0 ((uint16_t)0x0080) /*!<Bit 0 */
#define WWDG_CFR_WDGTB1 ((uint16_t)0x0100) /*!<Bit 1 */
#define WWDG_CFR_EWI ((uint16_t)0x0200) /*!<Early Wakeup Interrupt */
/******************* Bit definition for WWDG_SR register ********************/
#define WWDG_SR_EWIF ((uint8_t)0x01) /*!<Early Wakeup Interrupt Flag */
/******************************************************************************/
/* */
/* Flexible Static Memory Controller */
/* */
/******************************************************************************/
/****************** Bit definition for FSMC_BCR1 register *******************/
#define FSMC_BCR1_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
#define FSMC_BCR1_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
#define FSMC_BCR1_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
#define FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
#define FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
#define FSMC_BCR1_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
#define FSMC_BCR1_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BCR1_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BCR1_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
#define FSMC_BCR1_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
#define FSMC_BCR1_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
#define FSMC_BCR1_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
#define FSMC_BCR1_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
#define FSMC_BCR1_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
#define FSMC_BCR1_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
#define FSMC_BCR1_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
#define FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
#define FSMC_BCR1_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
/****************** Bit definition for FSMC_BCR2 register *******************/
#define FSMC_BCR2_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
#define FSMC_BCR2_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
#define FSMC_BCR2_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
#define FSMC_BCR2_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
#define FSMC_BCR2_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
#define FSMC_BCR2_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
#define FSMC_BCR2_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BCR2_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BCR2_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
#define FSMC_BCR2_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
#define FSMC_BCR2_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
#define FSMC_BCR2_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
#define FSMC_BCR2_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
#define FSMC_BCR2_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
#define FSMC_BCR2_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
#define FSMC_BCR2_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
#define FSMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
#define FSMC_BCR2_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
/****************** Bit definition for FSMC_BCR3 register *******************/
#define FSMC_BCR3_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
#define FSMC_BCR3_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
#define FSMC_BCR3_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
#define FSMC_BCR3_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
#define FSMC_BCR3_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
#define FSMC_BCR3_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
#define FSMC_BCR3_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BCR3_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BCR3_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
#define FSMC_BCR3_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
#define FSMC_BCR3_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit. */
#define FSMC_BCR3_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
#define FSMC_BCR3_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
#define FSMC_BCR3_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
#define FSMC_BCR3_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
#define FSMC_BCR3_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
#define FSMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
#define FSMC_BCR3_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
/****************** Bit definition for FSMC_BCR4 register *******************/
#define FSMC_BCR4_MBKEN ((uint32_t)0x00000001) /*!<Memory bank enable bit */
#define FSMC_BCR4_MUXEN ((uint32_t)0x00000002) /*!<Address/data multiplexing enable bit */
#define FSMC_BCR4_MTYP ((uint32_t)0x0000000C) /*!<MTYP[1:0] bits (Memory type) */
#define FSMC_BCR4_MTYP_0 ((uint32_t)0x00000004) /*!<Bit 0 */
#define FSMC_BCR4_MTYP_1 ((uint32_t)0x00000008) /*!<Bit 1 */
#define FSMC_BCR4_MWID ((uint32_t)0x00000030) /*!<MWID[1:0] bits (Memory data bus width) */
#define FSMC_BCR4_MWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BCR4_MWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BCR4_FACCEN ((uint32_t)0x00000040) /*!<Flash access enable */
#define FSMC_BCR4_BURSTEN ((uint32_t)0x00000100) /*!<Burst enable bit */
#define FSMC_BCR4_WAITPOL ((uint32_t)0x00000200) /*!<Wait signal polarity bit */
#define FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400) /*!<Wrapped burst mode support */
#define FSMC_BCR4_WAITCFG ((uint32_t)0x00000800) /*!<Wait timing configuration */
#define FSMC_BCR4_WREN ((uint32_t)0x00001000) /*!<Write enable bit */
#define FSMC_BCR4_WAITEN ((uint32_t)0x00002000) /*!<Wait enable bit */
#define FSMC_BCR4_EXTMOD ((uint32_t)0x00004000) /*!<Extended mode enable */
#define FSMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000) /*!<Asynchronous wait */
#define FSMC_BCR4_CBURSTRW ((uint32_t)0x00080000) /*!<Write burst enable */
/****************** Bit definition for FSMC_BTR1 register ******************/
#define FSMC_BTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BTR1_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FSMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_BTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define FSMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/****************** Bit definition for FSMC_BTR2 register *******************/
#define FSMC_BTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BTR2_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FSMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define FSMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/******************* Bit definition for FSMC_BTR3 register *******************/
#define FSMC_BTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_BTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/****************** Bit definition for FSMC_BTR4 register *******************/
#define FSMC_BTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BTR4_BUSTURN ((uint32_t)0x000F0000) /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
#define FSMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_BTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define FSMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/****************** Bit definition for FSMC_BWTR1 register ******************/
#define FSMC_BWTR1_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BWTR1_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BWTR1_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BWTR1_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BWTR1_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BWTR1_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BWTR1_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BWTR1_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BWTR1_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BWTR1_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define FSMC_BWTR1_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BWTR1_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BWTR1_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BWTR1_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BWTR1_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BWTR1_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BWTR1_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BWTR1_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/****************** Bit definition for FSMC_BWTR2 register ******************/
#define FSMC_BWTR2_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BWTR2_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BWTR2_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BWTR2_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BWTR2_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BWTR2_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BWTR2_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BWTR2_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1*/
#define FSMC_BWTR2_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BWTR2_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BWTR2_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BWTR2_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BWTR2_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BWTR2_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BWTR2_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/****************** Bit definition for FSMC_BWTR3 register ******************/
#define FSMC_BWTR3_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BWTR3_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BWTR3_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BWTR3_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BWTR3_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BWTR3_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BWTR3_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BWTR3_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define FSMC_BWTR3_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BWTR3_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BWTR3_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BWTR3_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BWTR3_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BWTR3_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BWTR3_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BWTR3_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/****************** Bit definition for FSMC_BWTR4 register ******************/
#define FSMC_BWTR4_ADDSET ((uint32_t)0x0000000F) /*!<ADDSET[3:0] bits (Address setup phase duration) */
#define FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_BWTR4_ADDHLD ((uint32_t)0x000000F0) /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
#define FSMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define FSMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080) /*!<Bit 3 */
#define FSMC_BWTR4_DATAST ((uint32_t)0x0000FF00) /*!<DATAST [3:0] bits (Data-phase duration) */
#define FSMC_BWTR4_DATAST_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_BWTR4_DATAST_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_BWTR4_DATAST_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_BWTR4_DATAST_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_BWTR4_CLKDIV ((uint32_t)0x00F00000) /*!<CLKDIV[3:0] bits (Clock divide ratio) */
#define FSMC_BWTR4_CLKDIV_0 ((uint32_t)0x00100000) /*!<Bit 0 */
#define FSMC_BWTR4_CLKDIV_1 ((uint32_t)0x00200000) /*!<Bit 1 */
#define FSMC_BWTR4_CLKDIV_2 ((uint32_t)0x00400000) /*!<Bit 2 */
#define FSMC_BWTR4_CLKDIV_3 ((uint32_t)0x00800000) /*!<Bit 3 */
#define FSMC_BWTR4_DATLAT ((uint32_t)0x0F000000) /*!<DATLA[3:0] bits (Data latency) */
#define FSMC_BWTR4_DATLAT_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_BWTR4_DATLAT_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_BWTR4_DATLAT_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_BWTR4_DATLAT_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_BWTR4_ACCMOD ((uint32_t)0x30000000) /*!<ACCMOD[1:0] bits (Access mode) */
#define FSMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000) /*!<Bit 0 */
#define FSMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000) /*!<Bit 1 */
/****************** Bit definition for FSMC_PCR2 register *******************/
#define FSMC_PCR2_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
#define FSMC_PCR2_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
#define FSMC_PCR2_PTYP ((uint32_t)0x00000008) /*!<Memory type */
#define FSMC_PCR2_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
#define FSMC_PCR2_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_PCR2_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_PCR2_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
#define FSMC_PCR2_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
#define FSMC_PCR2_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
#define FSMC_PCR2_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
#define FSMC_PCR2_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
#define FSMC_PCR2_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
#define FSMC_PCR2_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
#define FSMC_PCR2_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
#define FSMC_PCR2_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
#define FSMC_PCR2_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
#define FSMC_PCR2_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
#define FSMC_PCR2_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[1:0] bits (ECC page size) */
#define FSMC_PCR2_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
#define FSMC_PCR2_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
#define FSMC_PCR2_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
/****************** Bit definition for FSMC_PCR3 register *******************/
#define FSMC_PCR3_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
#define FSMC_PCR3_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
#define FSMC_PCR3_PTYP ((uint32_t)0x00000008) /*!<Memory type */
#define FSMC_PCR3_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
#define FSMC_PCR3_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_PCR3_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_PCR3_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
#define FSMC_PCR3_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
#define FSMC_PCR3_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
#define FSMC_PCR3_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
#define FSMC_PCR3_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
#define FSMC_PCR3_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
#define FSMC_PCR3_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
#define FSMC_PCR3_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
#define FSMC_PCR3_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
#define FSMC_PCR3_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
#define FSMC_PCR3_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
#define FSMC_PCR3_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
#define FSMC_PCR3_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
#define FSMC_PCR3_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
#define FSMC_PCR3_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
/****************** Bit definition for FSMC_PCR4 register *******************/
#define FSMC_PCR4_PWAITEN ((uint32_t)0x00000002) /*!<Wait feature enable bit */
#define FSMC_PCR4_PBKEN ((uint32_t)0x00000004) /*!<PC Card/NAND Flash memory bank enable bit */
#define FSMC_PCR4_PTYP ((uint32_t)0x00000008) /*!<Memory type */
#define FSMC_PCR4_PWID ((uint32_t)0x00000030) /*!<PWID[1:0] bits (NAND Flash databus width) */
#define FSMC_PCR4_PWID_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define FSMC_PCR4_PWID_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define FSMC_PCR4_ECCEN ((uint32_t)0x00000040) /*!<ECC computation logic enable bit */
#define FSMC_PCR4_TCLR ((uint32_t)0x00001E00) /*!<TCLR[3:0] bits (CLE to RE delay) */
#define FSMC_PCR4_TCLR_0 ((uint32_t)0x00000200) /*!<Bit 0 */
#define FSMC_PCR4_TCLR_1 ((uint32_t)0x00000400) /*!<Bit 1 */
#define FSMC_PCR4_TCLR_2 ((uint32_t)0x00000800) /*!<Bit 2 */
#define FSMC_PCR4_TCLR_3 ((uint32_t)0x00001000) /*!<Bit 3 */
#define FSMC_PCR4_TAR ((uint32_t)0x0001E000) /*!<TAR[3:0] bits (ALE to RE delay) */
#define FSMC_PCR4_TAR_0 ((uint32_t)0x00002000) /*!<Bit 0 */
#define FSMC_PCR4_TAR_1 ((uint32_t)0x00004000) /*!<Bit 1 */
#define FSMC_PCR4_TAR_2 ((uint32_t)0x00008000) /*!<Bit 2 */
#define FSMC_PCR4_TAR_3 ((uint32_t)0x00010000) /*!<Bit 3 */
#define FSMC_PCR4_ECCPS ((uint32_t)0x000E0000) /*!<ECCPS[2:0] bits (ECC page size) */
#define FSMC_PCR4_ECCPS_0 ((uint32_t)0x00020000) /*!<Bit 0 */
#define FSMC_PCR4_ECCPS_1 ((uint32_t)0x00040000) /*!<Bit 1 */
#define FSMC_PCR4_ECCPS_2 ((uint32_t)0x00080000) /*!<Bit 2 */
/******************* Bit definition for FSMC_SR2 register *******************/
#define FSMC_SR2_IRS ((uint8_t)0x01) /*!<Interrupt Rising Edge status */
#define FSMC_SR2_ILS ((uint8_t)0x02) /*!<Interrupt Level status */
#define FSMC_SR2_IFS ((uint8_t)0x04) /*!<Interrupt Falling Edge status */
#define FSMC_SR2_IREN ((uint8_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
#define FSMC_SR2_ILEN ((uint8_t)0x10) /*!<Interrupt Level detection Enable bit */
#define FSMC_SR2_IFEN ((uint8_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
#define FSMC_SR2_FEMPT ((uint8_t)0x40) /*!<FIFO empty */
/******************* Bit definition for FSMC_SR3 register *******************/
#define FSMC_SR3_IRS ((uint8_t)0x01) /*!<Interrupt Rising Edge status */
#define FSMC_SR3_ILS ((uint8_t)0x02) /*!<Interrupt Level status */
#define FSMC_SR3_IFS ((uint8_t)0x04) /*!<Interrupt Falling Edge status */
#define FSMC_SR3_IREN ((uint8_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
#define FSMC_SR3_ILEN ((uint8_t)0x10) /*!<Interrupt Level detection Enable bit */
#define FSMC_SR3_IFEN ((uint8_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
#define FSMC_SR3_FEMPT ((uint8_t)0x40) /*!<FIFO empty */
/******************* Bit definition for FSMC_SR4 register *******************/
#define FSMC_SR4_IRS ((uint8_t)0x01) /*!<Interrupt Rising Edge status */
#define FSMC_SR4_ILS ((uint8_t)0x02) /*!<Interrupt Level status */
#define FSMC_SR4_IFS ((uint8_t)0x04) /*!<Interrupt Falling Edge status */
#define FSMC_SR4_IREN ((uint8_t)0x08) /*!<Interrupt Rising Edge detection Enable bit */
#define FSMC_SR4_ILEN ((uint8_t)0x10) /*!<Interrupt Level detection Enable bit */
#define FSMC_SR4_IFEN ((uint8_t)0x20) /*!<Interrupt Falling Edge detection Enable bit */
#define FSMC_SR4_FEMPT ((uint8_t)0x40) /*!<FIFO empty */
/****************** Bit definition for FSMC_PMEM2 register ******************/
#define FSMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF) /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
#define FSMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define FSMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
#define FSMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
#define FSMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
#define FSMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00) /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
#define FSMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
#define FSMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
#define FSMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
#define FSMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
#define FSMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000) /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
#define FSMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define FSMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define FSMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define FSMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000) /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
#define FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
#define FSMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
#define FSMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
#define FSMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
/****************** Bit definition for FSMC_PMEM3 register ******************/
#define FSMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF) /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
#define FSMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define FSMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
#define FSMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
#define FSMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
#define FSMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00) /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
#define FSMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
#define FSMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
#define FSMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
#define FSMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
#define FSMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000) /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
#define FSMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define FSMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define FSMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define FSMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000) /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
#define FSMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
#define FSMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
#define FSMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
#define FSMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
/****************** Bit definition for FSMC_PMEM4 register ******************/
#define FSMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF) /*!<MEMSET4[7:0] bits (Common memory 4 setup time) */
#define FSMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define FSMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
#define FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
#define FSMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
#define FSMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00) /*!<MEMWAIT4[7:0] bits (Common memory 4 wait time) */
#define FSMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
#define FSMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
#define FSMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
#define FSMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
#define FSMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000) /*!<MEMHOLD4[7:0] bits (Common memory 4 hold time) */
#define FSMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define FSMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define FSMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000) /*!<MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
#define FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
#define FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
#define FSMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
#define FSMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
/****************** Bit definition for FSMC_PATT2 register ******************/
#define FSMC_PATT2_ATTSET2 ((uint32_t)0x000000FF) /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
#define FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define FSMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020) /*!<Bit 5 */
#define FSMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040) /*!<Bit 6 */
#define FSMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080) /*!<Bit 7 */
#define FSMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00) /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
#define FSMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000) /*!<Bit 4 */
#define FSMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000) /*!<Bit 5 */
#define FSMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000) /*!<Bit 6 */
#define FSMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000) /*!<Bit 7 */
#define FSMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000) /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
#define FSMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define FSMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define FSMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define FSMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define FSMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000) /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
#define FSMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000) /*!<Bit 4 */
#define FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000) /*!<Bit 5 */
#define FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000) /*!<Bit 6 */
#define FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000) /*!<Bit 7 */
/****************** Bit definition for FSMC_PATT3 register ******************/
#define FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF) /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
#define FSMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define FSMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020) /*!<Bit 5 */
#define FSMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040) /*!<Bit 6 */
#define FSMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080) /*!<Bit 7 */
#define FSMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00) /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
#define FSMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000) /*!<Bit 4 */
#define FSMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000) /*!<Bit 5 */
#define FSMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000) /*!<Bit 6 */
#define FSMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000) /*!<Bit 7 */
#define FSMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000) /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
#define FSMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define FSMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define FSMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define FSMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000) /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
#define FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000) /*!<Bit 4 */
#define FSMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000) /*!<Bit 5 */
#define FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000) /*!<Bit 6 */
#define FSMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000) /*!<Bit 7 */
/****************** Bit definition for FSMC_PATT4 register ******************/
#define FSMC_PATT4_ATTSET4 ((uint32_t)0x000000FF) /*!<ATTSET4[7:0] bits (Attribute memory 4 setup time) */
#define FSMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define FSMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
#define FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
#define FSMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
#define FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00) /*!<ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
#define FSMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
#define FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
#define FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
#define FSMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
#define FSMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000) /*!<ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
#define FSMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define FSMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define FSMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000) /*!<ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
#define FSMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
#define FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
#define FSMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
#define FSMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
/****************** Bit definition for FSMC_PIO4 register *******************/
#define FSMC_PIO4_IOSET4 ((uint32_t)0x000000FF) /*!<IOSET4[7:0] bits (I/O 4 setup time) */
#define FSMC_PIO4_IOSET4_0 ((uint32_t)0x00000001) /*!<Bit 0 */
#define FSMC_PIO4_IOSET4_1 ((uint32_t)0x00000002) /*!<Bit 1 */
#define FSMC_PIO4_IOSET4_2 ((uint32_t)0x00000004) /*!<Bit 2 */
#define FSMC_PIO4_IOSET4_3 ((uint32_t)0x00000008) /*!<Bit 3 */
#define FSMC_PIO4_IOSET4_4 ((uint32_t)0x00000010) /*!<Bit 4 */
#define FSMC_PIO4_IOSET4_5 ((uint32_t)0x00000020) /*!<Bit 5 */
#define FSMC_PIO4_IOSET4_6 ((uint32_t)0x00000040) /*!<Bit 6 */
#define FSMC_PIO4_IOSET4_7 ((uint32_t)0x00000080) /*!<Bit 7 */
#define FSMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00) /*!<IOWAIT4[7:0] bits (I/O 4 wait time) */
#define FSMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100) /*!<Bit 0 */
#define FSMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200) /*!<Bit 1 */
#define FSMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400) /*!<Bit 2 */
#define FSMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800) /*!<Bit 3 */
#define FSMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000) /*!<Bit 4 */
#define FSMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000) /*!<Bit 5 */
#define FSMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000) /*!<Bit 6 */
#define FSMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000) /*!<Bit 7 */
#define FSMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000) /*!<IOHOLD4[7:0] bits (I/O 4 hold time) */
#define FSMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define FSMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define FSMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define FSMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define FSMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define FSMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define FSMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define FSMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define FSMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000) /*!<IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
#define FSMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000) /*!<Bit 0 */
#define FSMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000) /*!<Bit 1 */
#define FSMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000) /*!<Bit 2 */
#define FSMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000) /*!<Bit 3 */
#define FSMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000) /*!<Bit 4 */
#define FSMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000) /*!<Bit 5 */
#define FSMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000) /*!<Bit 6 */
#define FSMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000) /*!<Bit 7 */
/****************** Bit definition for FSMC_ECCR2 register ******************/
#define FSMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
/****************** Bit definition for FSMC_ECCR3 register ******************/
#define FSMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF) /*!<ECC result */
/******************************************************************************/
/* */
/* SD host Interface */
/* */
/******************************************************************************/
/****************** Bit definition for SDIO_POWER register ******************/
#define SDIO_POWER_PWRCTRL ((uint8_t)0x03) /*!<PWRCTRL[1:0] bits (Power supply control bits) */
#define SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01) /*!<Bit 0 */
#define SDIO_POWER_PWRCTRL_1 ((uint8_t)0x02) /*!<Bit 1 */
/****************** Bit definition for SDIO_CLKCR register ******************/
#define SDIO_CLKCR_CLKDIV ((uint16_t)0x00FF) /*!<Clock divide factor */
#define SDIO_CLKCR_CLKEN ((uint16_t)0x0100) /*!<Clock enable bit */
#define SDIO_CLKCR_PWRSAV ((uint16_t)0x0200) /*!<Power saving configuration bit */
#define SDIO_CLKCR_BYPASS ((uint16_t)0x0400) /*!<Clock divider bypass enable bit */
#define SDIO_CLKCR_WIDBUS ((uint16_t)0x1800) /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
#define SDIO_CLKCR_WIDBUS_0 ((uint16_t)0x0800) /*!<Bit 0 */
#define SDIO_CLKCR_WIDBUS_1 ((uint16_t)0x1000) /*!<Bit 1 */
#define SDIO_CLKCR_NEGEDGE ((uint16_t)0x2000) /*!<SDIO_CK dephasing selection bit */
#define SDIO_CLKCR_HWFC_EN ((uint16_t)0x4000) /*!<HW Flow Control enable */
/******************* Bit definition for SDIO_ARG register *******************/
#define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF) /*!<Command argument */
/******************* Bit definition for SDIO_CMD register *******************/
#define SDIO_CMD_CMDINDEX ((uint16_t)0x003F) /*!<Command Index */
#define SDIO_CMD_WAITRESP ((uint16_t)0x00C0) /*!<WAITRESP[1:0] bits (Wait for response bits) */
#define SDIO_CMD_WAITRESP_0 ((uint16_t)0x0040) /*!< Bit 0 */
#define SDIO_CMD_WAITRESP_1 ((uint16_t)0x0080) /*!< Bit 1 */
#define SDIO_CMD_WAITINT ((uint16_t)0x0100) /*!<CPSM Waits for Interrupt Request */
#define SDIO_CMD_WAITPEND ((uint16_t)0x0200) /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
#define SDIO_CMD_CPSMEN ((uint16_t)0x0400) /*!<Command path state machine (CPSM) Enable bit */
#define SDIO_CMD_SDIOSUSPEND ((uint16_t)0x0800) /*!<SD I/O suspend command */
#define SDIO_CMD_ENCMDCOMPL ((uint16_t)0x1000) /*!<Enable CMD completion */
#define SDIO_CMD_NIEN ((uint16_t)0x2000) /*!<Not Interrupt Enable */
#define SDIO_CMD_CEATACMD ((uint16_t)0x4000) /*!<CE-ATA command */
/***************** Bit definition for SDIO_RESPCMD register *****************/
#define SDIO_RESPCMD_RESPCMD ((uint8_t)0x3F) /*!<Response command index */
/****************** Bit definition for SDIO_RESP0 register ******************/
#define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
/****************** Bit definition for SDIO_RESP1 register ******************/
#define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
/****************** Bit definition for SDIO_RESP2 register ******************/
#define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
/****************** Bit definition for SDIO_RESP3 register ******************/
#define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
/****************** Bit definition for SDIO_RESP4 register ******************/
#define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF) /*!<Card Status */
/****************** Bit definition for SDIO_DTIMER register *****************/
#define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF) /*!<Data timeout period. */
/****************** Bit definition for SDIO_DLEN register *******************/
#define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF) /*!<Data length value */
/****************** Bit definition for SDIO_DCTRL register ******************/
#define SDIO_DCTRL_DTEN ((uint16_t)0x0001) /*!<Data transfer enabled bit */
#define SDIO_DCTRL_DTDIR ((uint16_t)0x0002) /*!<Data transfer direction selection */
#define SDIO_DCTRL_DTMODE ((uint16_t)0x0004) /*!<Data transfer mode selection */
#define SDIO_DCTRL_DMAEN ((uint16_t)0x0008) /*!<DMA enabled bit */
#define SDIO_DCTRL_DBLOCKSIZE ((uint16_t)0x00F0) /*!<DBLOCKSIZE[3:0] bits (Data block size) */
#define SDIO_DCTRL_DBLOCKSIZE_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define SDIO_DCTRL_DBLOCKSIZE_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define SDIO_DCTRL_DBLOCKSIZE_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define SDIO_DCTRL_DBLOCKSIZE_3 ((uint16_t)0x0080) /*!<Bit 3 */
#define SDIO_DCTRL_RWSTART ((uint16_t)0x0100) /*!<Read wait start */
#define SDIO_DCTRL_RWSTOP ((uint16_t)0x0200) /*!<Read wait stop */
#define SDIO_DCTRL_RWMOD ((uint16_t)0x0400) /*!<Read wait mode */
#define SDIO_DCTRL_SDIOEN ((uint16_t)0x0800) /*!<SD I/O enable functions */
/****************** Bit definition for SDIO_DCOUNT register *****************/
#define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF) /*!<Data count value */
/****************** Bit definition for SDIO_STA register ********************/
#define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001) /*!<Command response received (CRC check failed) */
#define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002) /*!<Data block sent/received (CRC check failed) */
#define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004) /*!<Command response timeout */
#define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008) /*!<Data timeout */
#define SDIO_STA_TXUNDERR ((uint32_t)0x00000010) /*!<Transmit FIFO underrun error */
#define SDIO_STA_RXOVERR ((uint32_t)0x00000020) /*!<Received FIFO overrun error */
#define SDIO_STA_CMDREND ((uint32_t)0x00000040) /*!<Command response received (CRC check passed) */
#define SDIO_STA_CMDSENT ((uint32_t)0x00000080) /*!<Command sent (no response required) */
#define SDIO_STA_DATAEND ((uint32_t)0x00000100) /*!<Data end (data counter, SDIDCOUNT, is zero) */
#define SDIO_STA_STBITERR ((uint32_t)0x00000200) /*!<Start bit not detected on all data signals in wide bus mode */
#define SDIO_STA_DBCKEND ((uint32_t)0x00000400) /*!<Data block sent/received (CRC check passed) */
#define SDIO_STA_CMDACT ((uint32_t)0x00000800) /*!<Command transfer in progress */
#define SDIO_STA_TXACT ((uint32_t)0x00001000) /*!<Data transmit in progress */
#define SDIO_STA_RXACT ((uint32_t)0x00002000) /*!<Data receive in progress */
#define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000) /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
#define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000) /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
#define SDIO_STA_TXFIFOF ((uint32_t)0x00010000) /*!<Transmit FIFO full */
#define SDIO_STA_RXFIFOF ((uint32_t)0x00020000) /*!<Receive FIFO full */
#define SDIO_STA_TXFIFOE ((uint32_t)0x00040000) /*!<Transmit FIFO empty */
#define SDIO_STA_RXFIFOE ((uint32_t)0x00080000) /*!<Receive FIFO empty */
#define SDIO_STA_TXDAVL ((uint32_t)0x00100000) /*!<Data available in transmit FIFO */
#define SDIO_STA_RXDAVL ((uint32_t)0x00200000) /*!<Data available in receive FIFO */
#define SDIO_STA_SDIOIT ((uint32_t)0x00400000) /*!<SDIO interrupt received */
#define SDIO_STA_CEATAEND ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received for CMD61 */
/******************* Bit definition for SDIO_ICR register *******************/
#define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001) /*!<CCRCFAIL flag clear bit */
#define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002) /*!<DCRCFAIL flag clear bit */
#define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004) /*!<CTIMEOUT flag clear bit */
#define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008) /*!<DTIMEOUT flag clear bit */
#define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010) /*!<TXUNDERR flag clear bit */
#define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020) /*!<RXOVERR flag clear bit */
#define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040) /*!<CMDREND flag clear bit */
#define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080) /*!<CMDSENT flag clear bit */
#define SDIO_ICR_DATAENDC ((uint32_t)0x00000100) /*!<DATAEND flag clear bit */
#define SDIO_ICR_STBITERRC ((uint32_t)0x00000200) /*!<STBITERR flag clear bit */
#define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400) /*!<DBCKEND flag clear bit */
#define SDIO_ICR_SDIOITC ((uint32_t)0x00400000) /*!<SDIOIT flag clear bit */
#define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000) /*!<CEATAEND flag clear bit */
/****************** Bit definition for SDIO_MASK register *******************/
#define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001) /*!<Command CRC Fail Interrupt Enable */
#define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002) /*!<Data CRC Fail Interrupt Enable */
#define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004) /*!<Command TimeOut Interrupt Enable */
#define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008) /*!<Data TimeOut Interrupt Enable */
#define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010) /*!<Tx FIFO UnderRun Error Interrupt Enable */
#define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020) /*!<Rx FIFO OverRun Error Interrupt Enable */
#define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040) /*!<Command Response Received Interrupt Enable */
#define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080) /*!<Command Sent Interrupt Enable */
#define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100) /*!<Data End Interrupt Enable */
#define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200) /*!<Start Bit Error Interrupt Enable */
#define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400) /*!<Data Block End Interrupt Enable */
#define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800) /*!<CCommand Acting Interrupt Enable */
#define SDIO_MASK_TXACTIE ((uint32_t)0x00001000) /*!<Data Transmit Acting Interrupt Enable */
#define SDIO_MASK_RXACTIE ((uint32_t)0x00002000) /*!<Data receive acting interrupt enabled */
#define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000) /*!<Tx FIFO Half Empty interrupt Enable */
#define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000) /*!<Rx FIFO Half Full interrupt Enable */
#define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000) /*!<Tx FIFO Full interrupt Enable */
#define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000) /*!<Rx FIFO Full interrupt Enable */
#define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000) /*!<Tx FIFO Empty interrupt Enable */
#define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000) /*!<Rx FIFO Empty interrupt Enable */
#define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000) /*!<Data available in Tx FIFO interrupt Enable */
#define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000) /*!<Data available in Rx FIFO interrupt Enable */
#define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000) /*!<SDIO Mode Interrupt Received interrupt Enable */
#define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000) /*!<CE-ATA command completion signal received Interrupt Enable */
/***************** Bit definition for SDIO_FIFOCNT register *****************/
#define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF) /*!<Remaining number of words to be written to or read from the FIFO */
/****************** Bit definition for SDIO_FIFO register *******************/
#define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF) /*!<Receive and transmit FIFO data */
/******************************************************************************/
/* */
/* USB Device FS */
/* */
/******************************************************************************/
/*!<Endpoint-specific registers */
/******************* Bit definition for USB_EP0R register *******************/
#define USB_EP0R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP0R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP0R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP0R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP0R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP0R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP0R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP0R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP0R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP0R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP0R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP0R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP0R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP0R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP0R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP0R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/******************* Bit definition for USB_EP1R register *******************/
#define USB_EP1R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP1R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP1R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP1R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP1R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP1R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP1R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP1R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP1R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP1R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP1R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP1R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP1R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP1R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP1R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP1R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/******************* Bit definition for USB_EP2R register *******************/
#define USB_EP2R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP2R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP2R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP2R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP2R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP2R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP2R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP2R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP2R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP2R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP2R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP2R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP2R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP2R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP2R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP2R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/******************* Bit definition for USB_EP3R register *******************/
#define USB_EP3R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP3R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP3R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP3R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP3R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP3R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP3R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP3R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP3R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP3R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP3R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP3R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP3R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP3R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP3R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP3R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/******************* Bit definition for USB_EP4R register *******************/
#define USB_EP4R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP4R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP4R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP4R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP4R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP4R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP4R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP4R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP4R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP4R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP4R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP4R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP4R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP4R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP4R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP4R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/******************* Bit definition for USB_EP5R register *******************/
#define USB_EP5R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP5R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP5R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP5R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP5R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP5R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP5R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP5R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP5R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP5R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP5R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP5R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP5R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP5R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP5R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP5R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/******************* Bit definition for USB_EP6R register *******************/
#define USB_EP6R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP6R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP6R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP6R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP6R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP6R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP6R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP6R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP6R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP6R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP6R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP6R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP6R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP6R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP6R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP6R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/******************* Bit definition for USB_EP7R register *******************/
#define USB_EP7R_EA ((uint16_t)0x000F) /*!<Endpoint Address */
#define USB_EP7R_STAT_TX ((uint16_t)0x0030) /*!<STAT_TX[1:0] bits (Status bits, for transmission transfers) */
#define USB_EP7R_STAT_TX_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define USB_EP7R_STAT_TX_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define USB_EP7R_DTOG_TX ((uint16_t)0x0040) /*!<Data Toggle, for transmission transfers */
#define USB_EP7R_CTR_TX ((uint16_t)0x0080) /*!<Correct Transfer for transmission */
#define USB_EP7R_EP_KIND ((uint16_t)0x0100) /*!<Endpoint Kind */
#define USB_EP7R_EP_TYPE ((uint16_t)0x0600) /*!<EP_TYPE[1:0] bits (Endpoint type) */
#define USB_EP7R_EP_TYPE_0 ((uint16_t)0x0200) /*!<Bit 0 */
#define USB_EP7R_EP_TYPE_1 ((uint16_t)0x0400) /*!<Bit 1 */
#define USB_EP7R_SETUP ((uint16_t)0x0800) /*!<Setup transaction completed */
#define USB_EP7R_STAT_RX ((uint16_t)0x3000) /*!<STAT_RX[1:0] bits (Status bits, for reception transfers) */
#define USB_EP7R_STAT_RX_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USB_EP7R_STAT_RX_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USB_EP7R_DTOG_RX ((uint16_t)0x4000) /*!<Data Toggle, for reception transfers */
#define USB_EP7R_CTR_RX ((uint16_t)0x8000) /*!<Correct Transfer for reception */
/*!<Common registers */
/******************* Bit definition for USB_CNTR register *******************/
#define USB_CNTR_FRES ((uint16_t)0x0001) /*!<Force USB Reset */
#define USB_CNTR_PDWN ((uint16_t)0x0002) /*!<Power down */
#define USB_CNTR_LP_MODE ((uint16_t)0x0004) /*!<Low-power mode */
#define USB_CNTR_FSUSP ((uint16_t)0x0008) /*!<Force suspend */
#define USB_CNTR_RESUME ((uint16_t)0x0010) /*!<Resume request */
#define USB_CNTR_ESOFM ((uint16_t)0x0100) /*!<Expected Start Of Frame Interrupt Mask */
#define USB_CNTR_SOFM ((uint16_t)0x0200) /*!<Start Of Frame Interrupt Mask */
#define USB_CNTR_RESETM ((uint16_t)0x0400) /*!<RESET Interrupt Mask */
#define USB_CNTR_SUSPM ((uint16_t)0x0800) /*!<Suspend mode Interrupt Mask */
#define USB_CNTR_WKUPM ((uint16_t)0x1000) /*!<Wakeup Interrupt Mask */
#define USB_CNTR_ERRM ((uint16_t)0x2000) /*!<Error Interrupt Mask */
#define USB_CNTR_PMAOVRM ((uint16_t)0x4000) /*!<Packet Memory Area Over / Underrun Interrupt Mask */
#define USB_CNTR_CTRM ((uint16_t)0x8000) /*!<Correct Transfer Interrupt Mask */
/******************* Bit definition for USB_ISTR register *******************/
#define USB_ISTR_EP_ID ((uint16_t)0x000F) /*!<Endpoint Identifier */
#define USB_ISTR_DIR ((uint16_t)0x0010) /*!<Direction of transaction */
#define USB_ISTR_ESOF ((uint16_t)0x0100) /*!<Expected Start Of Frame */
#define USB_ISTR_SOF ((uint16_t)0x0200) /*!<Start Of Frame */
#define USB_ISTR_RESET ((uint16_t)0x0400) /*!<USB RESET request */
#define USB_ISTR_SUSP ((uint16_t)0x0800) /*!<Suspend mode request */
#define USB_ISTR_WKUP ((uint16_t)0x1000) /*!<Wake up */
#define USB_ISTR_ERR ((uint16_t)0x2000) /*!<Error */
#define USB_ISTR_PMAOVR ((uint16_t)0x4000) /*!<Packet Memory Area Over / Underrun */
#define USB_ISTR_CTR ((uint16_t)0x8000) /*!<Correct Transfer */
/******************* Bit definition for USB_FNR register ********************/
#define USB_FNR_FN ((uint16_t)0x07FF) /*!<Frame Number */
#define USB_FNR_LSOF ((uint16_t)0x1800) /*!<Lost SOF */
#define USB_FNR_LCK ((uint16_t)0x2000) /*!<Locked */
#define USB_FNR_RXDM ((uint16_t)0x4000) /*!<Receive Data - Line Status */
#define USB_FNR_RXDP ((uint16_t)0x8000) /*!<Receive Data + Line Status */
/****************** Bit definition for USB_DADDR register *******************/
#define USB_DADDR_ADD ((uint8_t)0x7F) /*!<ADD[6:0] bits (Device Address) */
#define USB_DADDR_ADD0 ((uint8_t)0x01) /*!<Bit 0 */
#define USB_DADDR_ADD1 ((uint8_t)0x02) /*!<Bit 1 */
#define USB_DADDR_ADD2 ((uint8_t)0x04) /*!<Bit 2 */
#define USB_DADDR_ADD3 ((uint8_t)0x08) /*!<Bit 3 */
#define USB_DADDR_ADD4 ((uint8_t)0x10) /*!<Bit 4 */
#define USB_DADDR_ADD5 ((uint8_t)0x20) /*!<Bit 5 */
#define USB_DADDR_ADD6 ((uint8_t)0x40) /*!<Bit 6 */
#define USB_DADDR_EF ((uint8_t)0x80) /*!<Enable Function */
/****************** Bit definition for USB_BTABLE register ******************/
#define USB_BTABLE_BTABLE ((uint16_t)0xFFF8) /*!<Buffer Table */
/*!<Buffer descriptor table */
/***************** Bit definition for USB_ADDR0_TX register *****************/
#define USB_ADDR0_TX_ADDR0_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 0 */
/***************** Bit definition for USB_ADDR1_TX register *****************/
#define USB_ADDR1_TX_ADDR1_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 1 */
/***************** Bit definition for USB_ADDR2_TX register *****************/
#define USB_ADDR2_TX_ADDR2_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 2 */
/***************** Bit definition for USB_ADDR3_TX register *****************/
#define USB_ADDR3_TX_ADDR3_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 3 */
/***************** Bit definition for USB_ADDR4_TX register *****************/
#define USB_ADDR4_TX_ADDR4_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 4 */
/***************** Bit definition for USB_ADDR5_TX register *****************/
#define USB_ADDR5_TX_ADDR5_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 5 */
/***************** Bit definition for USB_ADDR6_TX register *****************/
#define USB_ADDR6_TX_ADDR6_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 6 */
/***************** Bit definition for USB_ADDR7_TX register *****************/
#define USB_ADDR7_TX_ADDR7_TX ((uint16_t)0xFFFE) /*!<Transmission Buffer Address 7 */
/*----------------------------------------------------------------------------*/
/***************** Bit definition for USB_COUNT0_TX register ****************/
#define USB_COUNT0_TX_COUNT0_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 0 */
/***************** Bit definition for USB_COUNT1_TX register ****************/
#define USB_COUNT1_TX_COUNT1_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 1 */
/***************** Bit definition for USB_COUNT2_TX register ****************/
#define USB_COUNT2_TX_COUNT2_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 2 */
/***************** Bit definition for USB_COUNT3_TX register ****************/
#define USB_COUNT3_TX_COUNT3_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 3 */
/***************** Bit definition for USB_COUNT4_TX register ****************/
#define USB_COUNT4_TX_COUNT4_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 4 */
/***************** Bit definition for USB_COUNT5_TX register ****************/
#define USB_COUNT5_TX_COUNT5_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 5 */
/***************** Bit definition for USB_COUNT6_TX register ****************/
#define USB_COUNT6_TX_COUNT6_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 6 */
/***************** Bit definition for USB_COUNT7_TX register ****************/
#define USB_COUNT7_TX_COUNT7_TX ((uint16_t)0x03FF) /*!<Transmission Byte Count 7 */
/*----------------------------------------------------------------------------*/
/**************** Bit definition for USB_COUNT0_TX_0 register ***************/
#define USB_COUNT0_TX_0_COUNT0_TX_0 ((uint32_t)0x000003FF) /*!<Transmission Byte Count 0 (low) */
/**************** Bit definition for USB_COUNT0_TX_1 register ***************/
#define USB_COUNT0_TX_1_COUNT0_TX_1 ((uint32_t)0x03FF0000) /*!<Transmission Byte Count 0 (high) */
/**************** Bit definition for USB_COUNT1_TX_0 register ***************/
#define USB_COUNT1_TX_0_COUNT1_TX_0 ((uint32_t)0x000003FF) /*!<Transmission Byte Count 1 (low) */
/**************** Bit definition for USB_COUNT1_TX_1 register ***************/
#define USB_COUNT1_TX_1_COUNT1_TX_1 ((uint32_t)0x03FF0000) /*!<Transmission Byte Count 1 (high) */
/**************** Bit definition for USB_COUNT2_TX_0 register ***************/
#define USB_COUNT2_TX_0_COUNT2_TX_0 ((uint32_t)0x000003FF) /*!<Transmission Byte Count 2 (low) */
/**************** Bit definition for USB_COUNT2_TX_1 register ***************/
#define USB_COUNT2_TX_1_COUNT2_TX_1 ((uint32_t)0x03FF0000) /*!<Transmission Byte Count 2 (high) */
/**************** Bit definition for USB_COUNT3_TX_0 register ***************/
#define USB_COUNT3_TX_0_COUNT3_TX_0 ((uint16_t)0x000003FF) /*!<Transmission Byte Count 3 (low) */
/**************** Bit definition for USB_COUNT3_TX_1 register ***************/
#define USB_COUNT3_TX_1_COUNT3_TX_1 ((uint16_t)0x03FF0000) /*!<Transmission Byte Count 3 (high) */
/**************** Bit definition for USB_COUNT4_TX_0 register ***************/
#define USB_COUNT4_TX_0_COUNT4_TX_0 ((uint32_t)0x000003FF) /*!<Transmission Byte Count 4 (low) */
/**************** Bit definition for USB_COUNT4_TX_1 register ***************/
#define USB_COUNT4_TX_1_COUNT4_TX_1 ((uint32_t)0x03FF0000) /*!<Transmission Byte Count 4 (high) */
/**************** Bit definition for USB_COUNT5_TX_0 register ***************/
#define USB_COUNT5_TX_0_COUNT5_TX_0 ((uint32_t)0x000003FF) /*!<Transmission Byte Count 5 (low) */
/**************** Bit definition for USB_COUNT5_TX_1 register ***************/
#define USB_COUNT5_TX_1_COUNT5_TX_1 ((uint32_t)0x03FF0000) /*!<Transmission Byte Count 5 (high) */
/**************** Bit definition for USB_COUNT6_TX_0 register ***************/
#define USB_COUNT6_TX_0_COUNT6_TX_0 ((uint32_t)0x000003FF) /*!<Transmission Byte Count 6 (low) */
/**************** Bit definition for USB_COUNT6_TX_1 register ***************/
#define USB_COUNT6_TX_1_COUNT6_TX_1 ((uint32_t)0x03FF0000) /*!<Transmission Byte Count 6 (high) */
/**************** Bit definition for USB_COUNT7_TX_0 register ***************/
#define USB_COUNT7_TX_0_COUNT7_TX_0 ((uint32_t)0x000003FF) /*!<Transmission Byte Count 7 (low) */
/**************** Bit definition for USB_COUNT7_TX_1 register ***************/
#define USB_COUNT7_TX_1_COUNT7_TX_1 ((uint32_t)0x03FF0000) /*!<Transmission Byte Count 7 (high) */
/*----------------------------------------------------------------------------*/
/***************** Bit definition for USB_ADDR0_RX register *****************/
#define USB_ADDR0_RX_ADDR0_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 0 */
/***************** Bit definition for USB_ADDR1_RX register *****************/
#define USB_ADDR1_RX_ADDR1_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 1 */
/***************** Bit definition for USB_ADDR2_RX register *****************/
#define USB_ADDR2_RX_ADDR2_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 2 */
/***************** Bit definition for USB_ADDR3_RX register *****************/
#define USB_ADDR3_RX_ADDR3_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 3 */
/***************** Bit definition for USB_ADDR4_RX register *****************/
#define USB_ADDR4_RX_ADDR4_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 4 */
/***************** Bit definition for USB_ADDR5_RX register *****************/
#define USB_ADDR5_RX_ADDR5_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 5 */
/***************** Bit definition for USB_ADDR6_RX register *****************/
#define USB_ADDR6_RX_ADDR6_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 6 */
/***************** Bit definition for USB_ADDR7_RX register *****************/
#define USB_ADDR7_RX_ADDR7_RX ((uint16_t)0xFFFE) /*!<Reception Buffer Address 7 */
/*----------------------------------------------------------------------------*/
/***************** Bit definition for USB_COUNT0_RX register ****************/
#define USB_COUNT0_RX_COUNT0_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT0_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT0_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT0_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT0_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT0_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT0_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT0_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/***************** Bit definition for USB_COUNT1_RX register ****************/
#define USB_COUNT1_RX_COUNT1_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT1_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT1_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT1_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT1_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT1_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT1_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT1_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/***************** Bit definition for USB_COUNT2_RX register ****************/
#define USB_COUNT2_RX_COUNT2_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT2_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT2_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT2_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT2_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT2_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT2_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT2_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/***************** Bit definition for USB_COUNT3_RX register ****************/
#define USB_COUNT3_RX_COUNT3_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT3_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT3_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT3_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT3_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT3_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT3_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT3_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/***************** Bit definition for USB_COUNT4_RX register ****************/
#define USB_COUNT4_RX_COUNT4_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT4_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT4_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT4_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT4_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT4_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT4_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT4_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/***************** Bit definition for USB_COUNT5_RX register ****************/
#define USB_COUNT5_RX_COUNT5_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT5_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT5_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT5_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT5_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT5_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT5_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT5_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/***************** Bit definition for USB_COUNT6_RX register ****************/
#define USB_COUNT6_RX_COUNT6_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT6_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT6_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT6_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT6_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT6_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT6_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT6_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/***************** Bit definition for USB_COUNT7_RX register ****************/
#define USB_COUNT7_RX_COUNT7_RX ((uint16_t)0x03FF) /*!<Reception Byte Count */
#define USB_COUNT7_RX_NUM_BLOCK ((uint16_t)0x7C00) /*!<NUM_BLOCK[4:0] bits (Number of blocks) */
#define USB_COUNT7_RX_NUM_BLOCK_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define USB_COUNT7_RX_NUM_BLOCK_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define USB_COUNT7_RX_NUM_BLOCK_2 ((uint16_t)0x1000) /*!<Bit 2 */
#define USB_COUNT7_RX_NUM_BLOCK_3 ((uint16_t)0x2000) /*!<Bit 3 */
#define USB_COUNT7_RX_NUM_BLOCK_4 ((uint16_t)0x4000) /*!<Bit 4 */
#define USB_COUNT7_RX_BLSIZE ((uint16_t)0x8000) /*!<BLock SIZE */
/*----------------------------------------------------------------------------*/
/**************** Bit definition for USB_COUNT0_RX_0 register ***************/
#define USB_COUNT0_RX_0_COUNT0_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT0_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT0_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT0_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT0_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT0_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT0_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT0_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/**************** Bit definition for USB_COUNT0_RX_1 register ***************/
#define USB_COUNT0_RX_1_COUNT0_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT0_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT0_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 1 */
#define USB_COUNT0_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT0_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT0_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT0_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT0_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/**************** Bit definition for USB_COUNT1_RX_0 register ***************/
#define USB_COUNT1_RX_0_COUNT1_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT1_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT1_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT1_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT1_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT1_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT1_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT1_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/**************** Bit definition for USB_COUNT1_RX_1 register ***************/
#define USB_COUNT1_RX_1_COUNT1_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT1_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT1_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 0 */
#define USB_COUNT1_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT1_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT1_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT1_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT1_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/**************** Bit definition for USB_COUNT2_RX_0 register ***************/
#define USB_COUNT2_RX_0_COUNT2_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT2_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT2_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT2_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT2_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT2_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT2_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT2_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/**************** Bit definition for USB_COUNT2_RX_1 register ***************/
#define USB_COUNT2_RX_1_COUNT2_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT2_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT2_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 0 */
#define USB_COUNT2_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT2_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT2_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT2_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT2_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/**************** Bit definition for USB_COUNT3_RX_0 register ***************/
#define USB_COUNT3_RX_0_COUNT3_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT3_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT3_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT3_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT3_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT3_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT3_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT3_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/**************** Bit definition for USB_COUNT3_RX_1 register ***************/
#define USB_COUNT3_RX_1_COUNT3_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT3_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT3_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 0 */
#define USB_COUNT3_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT3_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT3_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT3_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT3_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/**************** Bit definition for USB_COUNT4_RX_0 register ***************/
#define USB_COUNT4_RX_0_COUNT4_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT4_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT4_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT4_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT4_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT4_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT4_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT4_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/**************** Bit definition for USB_COUNT4_RX_1 register ***************/
#define USB_COUNT4_RX_1_COUNT4_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT4_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT4_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 0 */
#define USB_COUNT4_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT4_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT4_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT4_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT4_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/**************** Bit definition for USB_COUNT5_RX_0 register ***************/
#define USB_COUNT5_RX_0_COUNT5_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT5_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT5_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT5_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT5_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT5_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT5_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT5_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/**************** Bit definition for USB_COUNT5_RX_1 register ***************/
#define USB_COUNT5_RX_1_COUNT5_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT5_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT5_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 0 */
#define USB_COUNT5_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT5_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT5_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT5_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT5_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/*************** Bit definition for USB_COUNT6_RX_0 register ***************/
#define USB_COUNT6_RX_0_COUNT6_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT6_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT6_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT6_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT6_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT6_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT6_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT6_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/**************** Bit definition for USB_COUNT6_RX_1 register ***************/
#define USB_COUNT6_RX_1_COUNT6_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT6_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT6_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 0 */
#define USB_COUNT6_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT6_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT6_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT6_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT6_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/*************** Bit definition for USB_COUNT7_RX_0 register ****************/
#define USB_COUNT7_RX_0_COUNT7_RX_0 ((uint32_t)0x000003FF) /*!<Reception Byte Count (low) */
#define USB_COUNT7_RX_0_NUM_BLOCK_0 ((uint32_t)0x00007C00) /*!<NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
#define USB_COUNT7_RX_0_NUM_BLOCK_0_0 ((uint32_t)0x00000400) /*!<Bit 0 */
#define USB_COUNT7_RX_0_NUM_BLOCK_0_1 ((uint32_t)0x00000800) /*!<Bit 1 */
#define USB_COUNT7_RX_0_NUM_BLOCK_0_2 ((uint32_t)0x00001000) /*!<Bit 2 */
#define USB_COUNT7_RX_0_NUM_BLOCK_0_3 ((uint32_t)0x00002000) /*!<Bit 3 */
#define USB_COUNT7_RX_0_NUM_BLOCK_0_4 ((uint32_t)0x00004000) /*!<Bit 4 */
#define USB_COUNT7_RX_0_BLSIZE_0 ((uint32_t)0x00008000) /*!<BLock SIZE (low) */
/*************** Bit definition for USB_COUNT7_RX_1 register ****************/
#define USB_COUNT7_RX_1_COUNT7_RX_1 ((uint32_t)0x03FF0000) /*!<Reception Byte Count (high) */
#define USB_COUNT7_RX_1_NUM_BLOCK_1 ((uint32_t)0x7C000000) /*!<NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
#define USB_COUNT7_RX_1_NUM_BLOCK_1_0 ((uint32_t)0x04000000) /*!<Bit 0 */
#define USB_COUNT7_RX_1_NUM_BLOCK_1_1 ((uint32_t)0x08000000) /*!<Bit 1 */
#define USB_COUNT7_RX_1_NUM_BLOCK_1_2 ((uint32_t)0x10000000) /*!<Bit 2 */
#define USB_COUNT7_RX_1_NUM_BLOCK_1_3 ((uint32_t)0x20000000) /*!<Bit 3 */
#define USB_COUNT7_RX_1_NUM_BLOCK_1_4 ((uint32_t)0x40000000) /*!<Bit 4 */
#define USB_COUNT7_RX_1_BLSIZE_1 ((uint32_t)0x80000000) /*!<BLock SIZE (high) */
/******************************************************************************/
/* */
/* Controller Area Network */
/* */
/******************************************************************************/
/*!<CAN control and status registers */
/******************* Bit definition for CAN_MCR register ********************/
#define CAN_MCR_INRQ ((uint16_t)0x0001) /*!<Initialization Request */
#define CAN_MCR_SLEEP ((uint16_t)0x0002) /*!<Sleep Mode Request */
#define CAN_MCR_TXFP ((uint16_t)0x0004) /*!<Transmit FIFO Priority */
#define CAN_MCR_RFLM ((uint16_t)0x0008) /*!<Receive FIFO Locked Mode */
#define CAN_MCR_NART ((uint16_t)0x0010) /*!<No Automatic Retransmission */
#define CAN_MCR_AWUM ((uint16_t)0x0020) /*!<Automatic Wakeup Mode */
#define CAN_MCR_ABOM ((uint16_t)0x0040) /*!<Automatic Bus-Off Management */
#define CAN_MCR_TTCM ((uint16_t)0x0080) /*!<Time Triggered Communication Mode */
#define CAN_MCR_RESET ((uint16_t)0x8000) /*!<bxCAN software master reset */
/******************* Bit definition for CAN_MSR register ********************/
#define CAN_MSR_INAK ((uint16_t)0x0001) /*!<Initialization Acknowledge */
#define CAN_MSR_SLAK ((uint16_t)0x0002) /*!<Sleep Acknowledge */
#define CAN_MSR_ERRI ((uint16_t)0x0004) /*!<Error Interrupt */
#define CAN_MSR_WKUI ((uint16_t)0x0008) /*!<Wakeup Interrupt */
#define CAN_MSR_SLAKI ((uint16_t)0x0010) /*!<Sleep Acknowledge Interrupt */
#define CAN_MSR_TXM ((uint16_t)0x0100) /*!<Transmit Mode */
#define CAN_MSR_RXM ((uint16_t)0x0200) /*!<Receive Mode */
#define CAN_MSR_SAMP ((uint16_t)0x0400) /*!<Last Sample Point */
#define CAN_MSR_RX ((uint16_t)0x0800) /*!<CAN Rx Signal */
/******************* Bit definition for CAN_TSR register ********************/
#define CAN_TSR_RQCP0 ((uint32_t)0x00000001) /*!<Request Completed Mailbox0 */
#define CAN_TSR_TXOK0 ((uint32_t)0x00000002) /*!<Transmission OK of Mailbox0 */
#define CAN_TSR_ALST0 ((uint32_t)0x00000004) /*!<Arbitration Lost for Mailbox0 */
#define CAN_TSR_TERR0 ((uint32_t)0x00000008) /*!<Transmission Error of Mailbox0 */
#define CAN_TSR_ABRQ0 ((uint32_t)0x00000080) /*!<Abort Request for Mailbox0 */
#define CAN_TSR_RQCP1 ((uint32_t)0x00000100) /*!<Request Completed Mailbox1 */
#define CAN_TSR_TXOK1 ((uint32_t)0x00000200) /*!<Transmission OK of Mailbox1 */
#define CAN_TSR_ALST1 ((uint32_t)0x00000400) /*!<Arbitration Lost for Mailbox1 */
#define CAN_TSR_TERR1 ((uint32_t)0x00000800) /*!<Transmission Error of Mailbox1 */
#define CAN_TSR_ABRQ1 ((uint32_t)0x00008000) /*!<Abort Request for Mailbox 1 */
#define CAN_TSR_RQCP2 ((uint32_t)0x00010000) /*!<Request Completed Mailbox2 */
#define CAN_TSR_TXOK2 ((uint32_t)0x00020000) /*!<Transmission OK of Mailbox 2 */
#define CAN_TSR_ALST2 ((uint32_t)0x00040000) /*!<Arbitration Lost for mailbox 2 */
#define CAN_TSR_TERR2 ((uint32_t)0x00080000) /*!<Transmission Error of Mailbox 2 */
#define CAN_TSR_ABRQ2 ((uint32_t)0x00800000) /*!<Abort Request for Mailbox 2 */
#define CAN_TSR_CODE ((uint32_t)0x03000000) /*!<Mailbox Code */
#define CAN_TSR_TME ((uint32_t)0x1C000000) /*!<TME[2:0] bits */
#define CAN_TSR_TME0 ((uint32_t)0x04000000) /*!<Transmit Mailbox 0 Empty */
#define CAN_TSR_TME1 ((uint32_t)0x08000000) /*!<Transmit Mailbox 1 Empty */
#define CAN_TSR_TME2 ((uint32_t)0x10000000) /*!<Transmit Mailbox 2 Empty */
#define CAN_TSR_LOW ((uint32_t)0xE0000000) /*!<LOW[2:0] bits */
#define CAN_TSR_LOW0 ((uint32_t)0x20000000) /*!<Lowest Priority Flag for Mailbox 0 */
#define CAN_TSR_LOW1 ((uint32_t)0x40000000) /*!<Lowest Priority Flag for Mailbox 1 */
#define CAN_TSR_LOW2 ((uint32_t)0x80000000) /*!<Lowest Priority Flag for Mailbox 2 */
/******************* Bit definition for CAN_RF0R register *******************/
#define CAN_RF0R_FMP0 ((uint8_t)0x03) /*!<FIFO 0 Message Pending */
#define CAN_RF0R_FULL0 ((uint8_t)0x08) /*!<FIFO 0 Full */
#define CAN_RF0R_FOVR0 ((uint8_t)0x10) /*!<FIFO 0 Overrun */
#define CAN_RF0R_RFOM0 ((uint8_t)0x20) /*!<Release FIFO 0 Output Mailbox */
/******************* Bit definition for CAN_RF1R register *******************/
#define CAN_RF1R_FMP1 ((uint8_t)0x03) /*!<FIFO 1 Message Pending */
#define CAN_RF1R_FULL1 ((uint8_t)0x08) /*!<FIFO 1 Full */
#define CAN_RF1R_FOVR1 ((uint8_t)0x10) /*!<FIFO 1 Overrun */
#define CAN_RF1R_RFOM1 ((uint8_t)0x20) /*!<Release FIFO 1 Output Mailbox */
/******************** Bit definition for CAN_IER register *******************/
#define CAN_IER_TMEIE ((uint32_t)0x00000001) /*!<Transmit Mailbox Empty Interrupt Enable */
#define CAN_IER_FMPIE0 ((uint32_t)0x00000002) /*!<FIFO Message Pending Interrupt Enable */
#define CAN_IER_FFIE0 ((uint32_t)0x00000004) /*!<FIFO Full Interrupt Enable */
#define CAN_IER_FOVIE0 ((uint32_t)0x00000008) /*!<FIFO Overrun Interrupt Enable */
#define CAN_IER_FMPIE1 ((uint32_t)0x00000010) /*!<FIFO Message Pending Interrupt Enable */
#define CAN_IER_FFIE1 ((uint32_t)0x00000020) /*!<FIFO Full Interrupt Enable */
#define CAN_IER_FOVIE1 ((uint32_t)0x00000040) /*!<FIFO Overrun Interrupt Enable */
#define CAN_IER_EWGIE ((uint32_t)0x00000100) /*!<Error Warning Interrupt Enable */
#define CAN_IER_EPVIE ((uint32_t)0x00000200) /*!<Error Passive Interrupt Enable */
#define CAN_IER_BOFIE ((uint32_t)0x00000400) /*!<Bus-Off Interrupt Enable */
#define CAN_IER_LECIE ((uint32_t)0x00000800) /*!<Last Error Code Interrupt Enable */
#define CAN_IER_ERRIE ((uint32_t)0x00008000) /*!<Error Interrupt Enable */
#define CAN_IER_WKUIE ((uint32_t)0x00010000) /*!<Wakeup Interrupt Enable */
#define CAN_IER_SLKIE ((uint32_t)0x00020000) /*!<Sleep Interrupt Enable */
/******************** Bit definition for CAN_ESR register *******************/
#define CAN_ESR_EWGF ((uint32_t)0x00000001) /*!<Error Warning Flag */
#define CAN_ESR_EPVF ((uint32_t)0x00000002) /*!<Error Passive Flag */
#define CAN_ESR_BOFF ((uint32_t)0x00000004) /*!<Bus-Off Flag */
#define CAN_ESR_LEC ((uint32_t)0x00000070) /*!<LEC[2:0] bits (Last Error Code) */
#define CAN_ESR_LEC_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define CAN_ESR_LEC_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define CAN_ESR_LEC_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define CAN_ESR_TEC ((uint32_t)0x00FF0000) /*!<Least significant byte of the 9-bit Transmit Error Counter */
#define CAN_ESR_REC ((uint32_t)0xFF000000) /*!<Receive Error Counter */
/******************* Bit definition for CAN_BTR register ********************/
#define CAN_BTR_BRP ((uint32_t)0x000003FF) /*!<Baud Rate Prescaler */
#define CAN_BTR_TS1 ((uint32_t)0x000F0000) /*!<Time Segment 1 */
#define CAN_BTR_TS2 ((uint32_t)0x00700000) /*!<Time Segment 2 */
#define CAN_BTR_SJW ((uint32_t)0x03000000) /*!<Resynchronization Jump Width */
#define CAN_BTR_LBKM ((uint32_t)0x40000000) /*!<Loop Back Mode (Debug) */
#define CAN_BTR_SILM ((uint32_t)0x80000000) /*!<Silent Mode */
/*!<Mailbox registers */
/****************** Bit definition for CAN_TI0R register ********************/
#define CAN_TI0R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
#define CAN_TI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
#define CAN_TI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
#define CAN_TI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
#define CAN_TI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/****************** Bit definition for CAN_TDT0R register *******************/
#define CAN_TDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
#define CAN_TDT0R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
#define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/****************** Bit definition for CAN_TDL0R register *******************/
#define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
#define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
#define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
#define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/****************** Bit definition for CAN_TDH0R register *******************/
#define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
#define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
#define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
#define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_TI1R register *******************/
#define CAN_TI1R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
#define CAN_TI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
#define CAN_TI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
#define CAN_TI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
#define CAN_TI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_TDT1R register ******************/
#define CAN_TDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
#define CAN_TDT1R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
#define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_TDL1R register ******************/
#define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
#define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
#define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
#define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_TDH1R register ******************/
#define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
#define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
#define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
#define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_TI2R register *******************/
#define CAN_TI2R_TXRQ ((uint32_t)0x00000001) /*!<Transmit Mailbox Request */
#define CAN_TI2R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
#define CAN_TI2R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
#define CAN_TI2R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
#define CAN_TI2R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_TDT2R register ******************/
#define CAN_TDT2R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
#define CAN_TDT2R_TGT ((uint32_t)0x00000100) /*!<Transmit Global Time */
#define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_TDL2R register ******************/
#define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
#define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
#define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
#define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_TDH2R register ******************/
#define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
#define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
#define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
#define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_RI0R register *******************/
#define CAN_RI0R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
#define CAN_RI0R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
#define CAN_RI0R_EXID ((uint32_t)0x001FFFF8) /*!<Extended Identifier */
#define CAN_RI0R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_RDT0R register ******************/
#define CAN_RDT0R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
#define CAN_RDT0R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
#define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_RDL0R register ******************/
#define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
#define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
#define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
#define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_RDH0R register ******************/
#define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
#define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
#define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
#define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/******************* Bit definition for CAN_RI1R register *******************/
#define CAN_RI1R_RTR ((uint32_t)0x00000002) /*!<Remote Transmission Request */
#define CAN_RI1R_IDE ((uint32_t)0x00000004) /*!<Identifier Extension */
#define CAN_RI1R_EXID ((uint32_t)0x001FFFF8) /*!<Extended identifier */
#define CAN_RI1R_STID ((uint32_t)0xFFE00000) /*!<Standard Identifier or Extended Identifier */
/******************* Bit definition for CAN_RDT1R register ******************/
#define CAN_RDT1R_DLC ((uint32_t)0x0000000F) /*!<Data Length Code */
#define CAN_RDT1R_FMI ((uint32_t)0x0000FF00) /*!<Filter Match Index */
#define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000) /*!<Message Time Stamp */
/******************* Bit definition for CAN_RDL1R register ******************/
#define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF) /*!<Data byte 0 */
#define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00) /*!<Data byte 1 */
#define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000) /*!<Data byte 2 */
#define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000) /*!<Data byte 3 */
/******************* Bit definition for CAN_RDH1R register ******************/
#define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF) /*!<Data byte 4 */
#define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00) /*!<Data byte 5 */
#define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000) /*!<Data byte 6 */
#define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000) /*!<Data byte 7 */
/*!<CAN filter registers */
/******************* Bit definition for CAN_FMR register ********************/
#define CAN_FMR_FINIT ((uint8_t)0x01) /*!<Filter Init Mode */
/******************* Bit definition for CAN_FM1R register *******************/
#define CAN_FM1R_FBM ((uint16_t)0x3FFF) /*!<Filter Mode */
#define CAN_FM1R_FBM0 ((uint16_t)0x0001) /*!<Filter Init Mode bit 0 */
#define CAN_FM1R_FBM1 ((uint16_t)0x0002) /*!<Filter Init Mode bit 1 */
#define CAN_FM1R_FBM2 ((uint16_t)0x0004) /*!<Filter Init Mode bit 2 */
#define CAN_FM1R_FBM3 ((uint16_t)0x0008) /*!<Filter Init Mode bit 3 */
#define CAN_FM1R_FBM4 ((uint16_t)0x0010) /*!<Filter Init Mode bit 4 */
#define CAN_FM1R_FBM5 ((uint16_t)0x0020) /*!<Filter Init Mode bit 5 */
#define CAN_FM1R_FBM6 ((uint16_t)0x0040) /*!<Filter Init Mode bit 6 */
#define CAN_FM1R_FBM7 ((uint16_t)0x0080) /*!<Filter Init Mode bit 7 */
#define CAN_FM1R_FBM8 ((uint16_t)0x0100) /*!<Filter Init Mode bit 8 */
#define CAN_FM1R_FBM9 ((uint16_t)0x0200) /*!<Filter Init Mode bit 9 */
#define CAN_FM1R_FBM10 ((uint16_t)0x0400) /*!<Filter Init Mode bit 10 */
#define CAN_FM1R_FBM11 ((uint16_t)0x0800) /*!<Filter Init Mode bit 11 */
#define CAN_FM1R_FBM12 ((uint16_t)0x1000) /*!<Filter Init Mode bit 12 */
#define CAN_FM1R_FBM13 ((uint16_t)0x2000) /*!<Filter Init Mode bit 13 */
/******************* Bit definition for CAN_FS1R register *******************/
#define CAN_FS1R_FSC ((uint16_t)0x3FFF) /*!<Filter Scale Configuration */
#define CAN_FS1R_FSC0 ((uint16_t)0x0001) /*!<Filter Scale Configuration bit 0 */
#define CAN_FS1R_FSC1 ((uint16_t)0x0002) /*!<Filter Scale Configuration bit 1 */
#define CAN_FS1R_FSC2 ((uint16_t)0x0004) /*!<Filter Scale Configuration bit 2 */
#define CAN_FS1R_FSC3 ((uint16_t)0x0008) /*!<Filter Scale Configuration bit 3 */
#define CAN_FS1R_FSC4 ((uint16_t)0x0010) /*!<Filter Scale Configuration bit 4 */
#define CAN_FS1R_FSC5 ((uint16_t)0x0020) /*!<Filter Scale Configuration bit 5 */
#define CAN_FS1R_FSC6 ((uint16_t)0x0040) /*!<Filter Scale Configuration bit 6 */
#define CAN_FS1R_FSC7 ((uint16_t)0x0080) /*!<Filter Scale Configuration bit 7 */
#define CAN_FS1R_FSC8 ((uint16_t)0x0100) /*!<Filter Scale Configuration bit 8 */
#define CAN_FS1R_FSC9 ((uint16_t)0x0200) /*!<Filter Scale Configuration bit 9 */
#define CAN_FS1R_FSC10 ((uint16_t)0x0400) /*!<Filter Scale Configuration bit 10 */
#define CAN_FS1R_FSC11 ((uint16_t)0x0800) /*!<Filter Scale Configuration bit 11 */
#define CAN_FS1R_FSC12 ((uint16_t)0x1000) /*!<Filter Scale Configuration bit 12 */
#define CAN_FS1R_FSC13 ((uint16_t)0x2000) /*!<Filter Scale Configuration bit 13 */
/****************** Bit definition for CAN_FFA1R register *******************/
#define CAN_FFA1R_FFA ((uint16_t)0x3FFF) /*!<Filter FIFO Assignment */
#define CAN_FFA1R_FFA0 ((uint16_t)0x0001) /*!<Filter FIFO Assignment for Filter 0 */
#define CAN_FFA1R_FFA1 ((uint16_t)0x0002) /*!<Filter FIFO Assignment for Filter 1 */
#define CAN_FFA1R_FFA2 ((uint16_t)0x0004) /*!<Filter FIFO Assignment for Filter 2 */
#define CAN_FFA1R_FFA3 ((uint16_t)0x0008) /*!<Filter FIFO Assignment for Filter 3 */
#define CAN_FFA1R_FFA4 ((uint16_t)0x0010) /*!<Filter FIFO Assignment for Filter 4 */
#define CAN_FFA1R_FFA5 ((uint16_t)0x0020) /*!<Filter FIFO Assignment for Filter 5 */
#define CAN_FFA1R_FFA6 ((uint16_t)0x0040) /*!<Filter FIFO Assignment for Filter 6 */
#define CAN_FFA1R_FFA7 ((uint16_t)0x0080) /*!<Filter FIFO Assignment for Filter 7 */
#define CAN_FFA1R_FFA8 ((uint16_t)0x0100) /*!<Filter FIFO Assignment for Filter 8 */
#define CAN_FFA1R_FFA9 ((uint16_t)0x0200) /*!<Filter FIFO Assignment for Filter 9 */
#define CAN_FFA1R_FFA10 ((uint16_t)0x0400) /*!<Filter FIFO Assignment for Filter 10 */
#define CAN_FFA1R_FFA11 ((uint16_t)0x0800) /*!<Filter FIFO Assignment for Filter 11 */
#define CAN_FFA1R_FFA12 ((uint16_t)0x1000) /*!<Filter FIFO Assignment for Filter 12 */
#define CAN_FFA1R_FFA13 ((uint16_t)0x2000) /*!<Filter FIFO Assignment for Filter 13 */
/******************* Bit definition for CAN_FA1R register *******************/
#define CAN_FA1R_FACT ((uint16_t)0x3FFF) /*!<Filter Active */
#define CAN_FA1R_FACT0 ((uint16_t)0x0001) /*!<Filter 0 Active */
#define CAN_FA1R_FACT1 ((uint16_t)0x0002) /*!<Filter 1 Active */
#define CAN_FA1R_FACT2 ((uint16_t)0x0004) /*!<Filter 2 Active */
#define CAN_FA1R_FACT3 ((uint16_t)0x0008) /*!<Filter 3 Active */
#define CAN_FA1R_FACT4 ((uint16_t)0x0010) /*!<Filter 4 Active */
#define CAN_FA1R_FACT5 ((uint16_t)0x0020) /*!<Filter 5 Active */
#define CAN_FA1R_FACT6 ((uint16_t)0x0040) /*!<Filter 6 Active */
#define CAN_FA1R_FACT7 ((uint16_t)0x0080) /*!<Filter 7 Active */
#define CAN_FA1R_FACT8 ((uint16_t)0x0100) /*!<Filter 8 Active */
#define CAN_FA1R_FACT9 ((uint16_t)0x0200) /*!<Filter 9 Active */
#define CAN_FA1R_FACT10 ((uint16_t)0x0400) /*!<Filter 10 Active */
#define CAN_FA1R_FACT11 ((uint16_t)0x0800) /*!<Filter 11 Active */
#define CAN_FA1R_FACT12 ((uint16_t)0x1000) /*!<Filter 12 Active */
#define CAN_FA1R_FACT13 ((uint16_t)0x2000) /*!<Filter 13 Active */
/******************* Bit definition for CAN_F0R1 register *******************/
#define CAN_F0R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F0R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F0R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F0R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F0R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F0R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F0R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F0R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F0R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F0R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F0R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F0R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F0R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F0R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F0R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F0R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F0R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F0R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F0R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F0R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F0R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F0R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F0R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F0R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F0R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F0R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F0R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F0R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F0R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F0R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F0R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F0R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F1R1 register *******************/
#define CAN_F1R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F1R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F1R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F1R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F1R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F1R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F1R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F1R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F1R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F1R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F1R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F1R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F1R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F1R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F1R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F1R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F1R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F1R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F1R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F1R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F1R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F1R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F1R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F1R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F1R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F1R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F1R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F1R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F1R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F1R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F1R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F1R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F2R1 register *******************/
#define CAN_F2R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F2R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F2R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F2R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F2R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F2R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F2R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F2R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F2R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F2R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F2R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F2R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F2R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F2R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F2R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F2R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F2R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F2R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F2R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F2R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F2R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F2R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F2R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F2R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F2R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F2R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F2R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F2R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F2R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F2R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F2R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F2R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F3R1 register *******************/
#define CAN_F3R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F3R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F3R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F3R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F3R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F3R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F3R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F3R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F3R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F3R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F3R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F3R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F3R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F3R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F3R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F3R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F3R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F3R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F3R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F3R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F3R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F3R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F3R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F3R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F3R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F3R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F3R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F3R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F3R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F3R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F3R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F3R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F4R1 register *******************/
#define CAN_F4R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F4R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F4R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F4R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F4R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F4R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F4R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F4R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F4R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F4R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F4R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F4R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F4R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F4R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F4R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F4R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F4R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F4R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F4R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F4R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F4R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F4R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F4R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F4R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F4R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F4R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F4R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F4R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F4R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F4R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F4R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F4R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F5R1 register *******************/
#define CAN_F5R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F5R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F5R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F5R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F5R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F5R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F5R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F5R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F5R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F5R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F5R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F5R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F5R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F5R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F5R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F5R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F5R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F5R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F5R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F5R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F5R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F5R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F5R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F5R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F5R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F5R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F5R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F5R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F5R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F5R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F5R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F5R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F6R1 register *******************/
#define CAN_F6R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F6R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F6R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F6R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F6R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F6R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F6R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F6R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F6R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F6R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F6R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F6R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F6R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F6R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F6R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F6R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F6R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F6R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F6R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F6R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F6R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F6R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F6R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F6R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F6R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F6R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F6R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F6R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F6R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F6R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F6R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F6R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F7R1 register *******************/
#define CAN_F7R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F7R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F7R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F7R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F7R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F7R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F7R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F7R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F7R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F7R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F7R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F7R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F7R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F7R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F7R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F7R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F7R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F7R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F7R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F7R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F7R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F7R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F7R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F7R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F7R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F7R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F7R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F7R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F7R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F7R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F7R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F7R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F8R1 register *******************/
#define CAN_F8R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F8R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F8R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F8R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F8R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F8R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F8R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F8R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F8R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F8R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F8R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F8R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F8R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F8R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F8R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F8R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F8R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F8R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F8R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F8R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F8R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F8R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F8R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F8R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F8R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F8R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F8R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F8R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F8R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F8R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F8R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F8R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F9R1 register *******************/
#define CAN_F9R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F9R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F9R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F9R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F9R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F9R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F9R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F9R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F9R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F9R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F9R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F9R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F9R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F9R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F9R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F9R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F9R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F9R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F9R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F9R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F9R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F9R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F9R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F9R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F9R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F9R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F9R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F9R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F9R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F9R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F9R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F9R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F10R1 register ******************/
#define CAN_F10R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F10R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F10R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F10R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F10R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F10R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F10R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F10R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F10R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F10R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F10R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F10R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F10R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F10R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F10R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F10R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F10R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F10R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F10R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F10R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F10R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F10R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F10R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F10R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F10R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F10R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F10R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F10R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F10R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F10R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F10R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F10R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F11R1 register ******************/
#define CAN_F11R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F11R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F11R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F11R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F11R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F11R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F11R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F11R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F11R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F11R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F11R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F11R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F11R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F11R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F11R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F11R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F11R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F11R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F11R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F11R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F11R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F11R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F11R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F11R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F11R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F11R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F11R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F11R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F11R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F11R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F11R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F11R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F12R1 register ******************/
#define CAN_F12R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F12R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F12R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F12R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F12R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F12R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F12R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F12R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F12R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F12R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F12R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F12R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F12R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F12R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F12R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F12R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F12R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F12R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F12R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F12R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F12R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F12R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F12R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F12R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F12R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F12R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F12R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F12R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F12R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F12R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F12R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F12R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F13R1 register ******************/
#define CAN_F13R1_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F13R1_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F13R1_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F13R1_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F13R1_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F13R1_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F13R1_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F13R1_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F13R1_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F13R1_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F13R1_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F13R1_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F13R1_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F13R1_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F13R1_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F13R1_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F13R1_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F13R1_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F13R1_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F13R1_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F13R1_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F13R1_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F13R1_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F13R1_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F13R1_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F13R1_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F13R1_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F13R1_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F13R1_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F13R1_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F13R1_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F13R1_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F0R2 register *******************/
#define CAN_F0R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F0R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F0R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F0R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F0R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F0R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F0R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F0R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F0R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F0R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F0R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F0R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F0R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F0R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F0R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F0R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F0R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F0R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F0R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F0R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F0R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F0R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F0R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F0R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F0R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F0R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F0R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F0R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F0R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F0R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F0R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F0R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F1R2 register *******************/
#define CAN_F1R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F1R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F1R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F1R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F1R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F1R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F1R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F1R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F1R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F1R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F1R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F1R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F1R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F1R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F1R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F1R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F1R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F1R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F1R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F1R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F1R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F1R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F1R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F1R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F1R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F1R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F1R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F1R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F1R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F1R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F1R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F1R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F2R2 register *******************/
#define CAN_F2R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F2R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F2R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F2R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F2R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F2R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F2R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F2R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F2R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F2R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F2R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F2R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F2R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F2R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F2R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F2R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F2R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F2R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F2R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F2R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F2R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F2R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F2R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F2R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F2R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F2R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F2R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F2R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F2R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F2R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F2R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F2R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F3R2 register *******************/
#define CAN_F3R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F3R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F3R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F3R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F3R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F3R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F3R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F3R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F3R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F3R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F3R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F3R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F3R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F3R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F3R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F3R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F3R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F3R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F3R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F3R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F3R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F3R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F3R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F3R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F3R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F3R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F3R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F3R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F3R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F3R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F3R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F3R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F4R2 register *******************/
#define CAN_F4R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F4R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F4R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F4R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F4R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F4R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F4R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F4R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F4R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F4R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F4R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F4R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F4R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F4R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F4R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F4R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F4R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F4R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F4R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F4R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F4R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F4R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F4R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F4R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F4R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F4R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F4R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F4R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F4R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F4R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F4R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F4R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F5R2 register *******************/
#define CAN_F5R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F5R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F5R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F5R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F5R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F5R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F5R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F5R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F5R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F5R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F5R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F5R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F5R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F5R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F5R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F5R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F5R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F5R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F5R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F5R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F5R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F5R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F5R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F5R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F5R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F5R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F5R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F5R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F5R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F5R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F5R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F5R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F6R2 register *******************/
#define CAN_F6R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F6R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F6R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F6R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F6R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F6R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F6R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F6R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F6R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F6R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F6R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F6R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F6R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F6R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F6R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F6R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F6R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F6R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F6R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F6R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F6R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F6R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F6R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F6R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F6R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F6R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F6R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F6R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F6R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F6R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F6R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F6R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F7R2 register *******************/
#define CAN_F7R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F7R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F7R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F7R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F7R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F7R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F7R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F7R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F7R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F7R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F7R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F7R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F7R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F7R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F7R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F7R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F7R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F7R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F7R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F7R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F7R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F7R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F7R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F7R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F7R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F7R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F7R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F7R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F7R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F7R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F7R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F7R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F8R2 register *******************/
#define CAN_F8R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F8R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F8R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F8R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F8R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F8R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F8R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F8R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F8R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F8R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F8R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F8R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F8R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F8R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F8R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F8R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F8R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F8R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F8R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F8R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F8R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F8R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F8R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F8R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F8R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F8R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F8R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F8R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F8R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F8R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F8R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F8R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F9R2 register *******************/
#define CAN_F9R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F9R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F9R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F9R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F9R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F9R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F9R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F9R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F9R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F9R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F9R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F9R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F9R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F9R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F9R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F9R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F9R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F9R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F9R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F9R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F9R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F9R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F9R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F9R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F9R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F9R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F9R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F9R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F9R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F9R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F9R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F9R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F10R2 register ******************/
#define CAN_F10R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F10R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F10R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F10R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F10R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F10R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F10R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F10R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F10R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F10R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F10R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F10R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F10R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F10R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F10R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F10R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F10R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F10R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F10R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F10R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F10R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F10R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F10R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F10R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F10R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F10R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F10R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F10R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F10R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F10R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F10R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F10R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F11R2 register ******************/
#define CAN_F11R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F11R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F11R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F11R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F11R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F11R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F11R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F11R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F11R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F11R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F11R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F11R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F11R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F11R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F11R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F11R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F11R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F11R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F11R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F11R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F11R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F11R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F11R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F11R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F11R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F11R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F11R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F11R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F11R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F11R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F11R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F11R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F12R2 register ******************/
#define CAN_F12R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F12R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F12R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F12R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F12R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F12R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F12R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F12R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F12R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F12R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F12R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F12R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F12R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F12R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F12R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F12R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F12R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F12R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F12R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F12R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F12R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F12R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F12R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F12R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F12R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F12R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F12R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F12R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F12R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F12R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F12R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F12R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************* Bit definition for CAN_F13R2 register ******************/
#define CAN_F13R2_FB0 ((uint32_t)0x00000001) /*!<Filter bit 0 */
#define CAN_F13R2_FB1 ((uint32_t)0x00000002) /*!<Filter bit 1 */
#define CAN_F13R2_FB2 ((uint32_t)0x00000004) /*!<Filter bit 2 */
#define CAN_F13R2_FB3 ((uint32_t)0x00000008) /*!<Filter bit 3 */
#define CAN_F13R2_FB4 ((uint32_t)0x00000010) /*!<Filter bit 4 */
#define CAN_F13R2_FB5 ((uint32_t)0x00000020) /*!<Filter bit 5 */
#define CAN_F13R2_FB6 ((uint32_t)0x00000040) /*!<Filter bit 6 */
#define CAN_F13R2_FB7 ((uint32_t)0x00000080) /*!<Filter bit 7 */
#define CAN_F13R2_FB8 ((uint32_t)0x00000100) /*!<Filter bit 8 */
#define CAN_F13R2_FB9 ((uint32_t)0x00000200) /*!<Filter bit 9 */
#define CAN_F13R2_FB10 ((uint32_t)0x00000400) /*!<Filter bit 10 */
#define CAN_F13R2_FB11 ((uint32_t)0x00000800) /*!<Filter bit 11 */
#define CAN_F13R2_FB12 ((uint32_t)0x00001000) /*!<Filter bit 12 */
#define CAN_F13R2_FB13 ((uint32_t)0x00002000) /*!<Filter bit 13 */
#define CAN_F13R2_FB14 ((uint32_t)0x00004000) /*!<Filter bit 14 */
#define CAN_F13R2_FB15 ((uint32_t)0x00008000) /*!<Filter bit 15 */
#define CAN_F13R2_FB16 ((uint32_t)0x00010000) /*!<Filter bit 16 */
#define CAN_F13R2_FB17 ((uint32_t)0x00020000) /*!<Filter bit 17 */
#define CAN_F13R2_FB18 ((uint32_t)0x00040000) /*!<Filter bit 18 */
#define CAN_F13R2_FB19 ((uint32_t)0x00080000) /*!<Filter bit 19 */
#define CAN_F13R2_FB20 ((uint32_t)0x00100000) /*!<Filter bit 20 */
#define CAN_F13R2_FB21 ((uint32_t)0x00200000) /*!<Filter bit 21 */
#define CAN_F13R2_FB22 ((uint32_t)0x00400000) /*!<Filter bit 22 */
#define CAN_F13R2_FB23 ((uint32_t)0x00800000) /*!<Filter bit 23 */
#define CAN_F13R2_FB24 ((uint32_t)0x01000000) /*!<Filter bit 24 */
#define CAN_F13R2_FB25 ((uint32_t)0x02000000) /*!<Filter bit 25 */
#define CAN_F13R2_FB26 ((uint32_t)0x04000000) /*!<Filter bit 26 */
#define CAN_F13R2_FB27 ((uint32_t)0x08000000) /*!<Filter bit 27 */
#define CAN_F13R2_FB28 ((uint32_t)0x10000000) /*!<Filter bit 28 */
#define CAN_F13R2_FB29 ((uint32_t)0x20000000) /*!<Filter bit 29 */
#define CAN_F13R2_FB30 ((uint32_t)0x40000000) /*!<Filter bit 30 */
#define CAN_F13R2_FB31 ((uint32_t)0x80000000) /*!<Filter bit 31 */
/******************************************************************************/
/* */
/* Serial Peripheral Interface */
/* */
/******************************************************************************/
/******************* Bit definition for SPI_CR1 register ********************/
#define SPI_CR1_CPHA ((uint16_t)0x0001) /*!<Clock Phase */
#define SPI_CR1_CPOL ((uint16_t)0x0002) /*!<Clock Polarity */
#define SPI_CR1_MSTR ((uint16_t)0x0004) /*!<Master Selection */
#define SPI_CR1_BR ((uint16_t)0x0038) /*!<BR[2:0] bits (Baud Rate Control) */
#define SPI_CR1_BR_0 ((uint16_t)0x0008) /*!<Bit 0 */
#define SPI_CR1_BR_1 ((uint16_t)0x0010) /*!<Bit 1 */
#define SPI_CR1_BR_2 ((uint16_t)0x0020) /*!<Bit 2 */
#define SPI_CR1_SPE ((uint16_t)0x0040) /*!<SPI Enable */
#define SPI_CR1_LSBFIRST ((uint16_t)0x0080) /*!<Frame Format */
#define SPI_CR1_SSI ((uint16_t)0x0100) /*!<Internal slave select */
#define SPI_CR1_SSM ((uint16_t)0x0200) /*!<Software slave management */
#define SPI_CR1_RXONLY ((uint16_t)0x0400) /*!<Receive only */
#define SPI_CR1_DFF ((uint16_t)0x0800) /*!<Data Frame Format */
#define SPI_CR1_CRCNEXT ((uint16_t)0x1000) /*!<Transmit CRC next */
#define SPI_CR1_CRCEN ((uint16_t)0x2000) /*!<Hardware CRC calculation enable */
#define SPI_CR1_BIDIOE ((uint16_t)0x4000) /*!<Output enable in bidirectional mode */
#define SPI_CR1_BIDIMODE ((uint16_t)0x8000) /*!<Bidirectional data mode enable */
/******************* Bit definition for SPI_CR2 register ********************/
#define SPI_CR2_RXDMAEN ((uint8_t)0x01) /*!<Rx Buffer DMA Enable */
#define SPI_CR2_TXDMAEN ((uint8_t)0x02) /*!<Tx Buffer DMA Enable */
#define SPI_CR2_SSOE ((uint8_t)0x04) /*!<SS Output Enable */
#define SPI_CR2_ERRIE ((uint8_t)0x20) /*!<Error Interrupt Enable */
#define SPI_CR2_RXNEIE ((uint8_t)0x40) /*!<RX buffer Not Empty Interrupt Enable */
#define SPI_CR2_TXEIE ((uint8_t)0x80) /*!<Tx buffer Empty Interrupt Enable */
/******************** Bit definition for SPI_SR register ********************/
#define SPI_SR_RXNE ((uint8_t)0x01) /*!<Receive buffer Not Empty */
#define SPI_SR_TXE ((uint8_t)0x02) /*!<Transmit buffer Empty */
#define SPI_SR_CHSIDE ((uint8_t)0x04) /*!<Channel side */
#define SPI_SR_UDR ((uint8_t)0x08) /*!<Underrun flag */
#define SPI_SR_CRCERR ((uint8_t)0x10) /*!<CRC Error flag */
#define SPI_SR_MODF ((uint8_t)0x20) /*!<Mode fault */
#define SPI_SR_OVR ((uint8_t)0x40) /*!<Overrun flag */
#define SPI_SR_BSY ((uint8_t)0x80) /*!<Busy flag */
/******************** Bit definition for SPI_DR register ********************/
#define SPI_DR_DR ((uint16_t)0xFFFF) /*!<Data Register */
/******************* Bit definition for SPI_CRCPR register ******************/
#define SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF) /*!<CRC polynomial register */
/****************** Bit definition for SPI_RXCRCR register ******************/
#define SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF) /*!<Rx CRC Register */
/****************** Bit definition for SPI_TXCRCR register ******************/
#define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF) /*!<Tx CRC Register */
/****************** Bit definition for SPI_I2SCFGR register *****************/
#define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001) /*!<Channel length (number of bits per audio channel) */
#define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006) /*!<DATLEN[1:0] bits (Data length to be transferred) */
#define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002) /*!<Bit 0 */
#define SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004) /*!<Bit 1 */
#define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008) /*!<steady state clock polarity */
#define SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030) /*!<I2SSTD[1:0] bits (I2S standard selection) */
#define SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080) /*!<PCM frame synchronization */
#define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300) /*!<I2SCFG[1:0] bits (I2S configuration mode) */
#define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define SPI_I2SCFGR_I2SE ((uint16_t)0x0400) /*!<I2S Enable */
#define SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800) /*!<I2S mode selection */
/****************** Bit definition for SPI_I2SPR register *******************/
#define SPI_I2SPR_I2SDIV ((uint16_t)0x00FF) /*!<I2S Linear prescaler */
#define SPI_I2SPR_ODD ((uint16_t)0x0100) /*!<Odd factor for the prescaler */
#define SPI_I2SPR_MCKOE ((uint16_t)0x0200) /*!<Master Clock Output Enable */
/******************************************************************************/
/* */
/* Inter-integrated Circuit Interface */
/* */
/******************************************************************************/
/******************* Bit definition for I2C_CR1 register ********************/
#define I2C_CR1_PE ((uint16_t)0x0001) /*!<Peripheral Enable */
#define I2C_CR1_SMBUS ((uint16_t)0x0002) /*!<SMBus Mode */
#define I2C_CR1_SMBTYPE ((uint16_t)0x0008) /*!<SMBus Type */
#define I2C_CR1_ENARP ((uint16_t)0x0010) /*!<ARP Enable */
#define I2C_CR1_ENPEC ((uint16_t)0x0020) /*!<PEC Enable */
#define I2C_CR1_ENGC ((uint16_t)0x0040) /*!<General Call Enable */
#define I2C_CR1_NOSTRETCH ((uint16_t)0x0080) /*!<Clock Stretching Disable (Slave mode) */
#define I2C_CR1_START ((uint16_t)0x0100) /*!<Start Generation */
#define I2C_CR1_STOP ((uint16_t)0x0200) /*!<Stop Generation */
#define I2C_CR1_ACK ((uint16_t)0x0400) /*!<Acknowledge Enable */
#define I2C_CR1_POS ((uint16_t)0x0800) /*!<Acknowledge/PEC Position (for data reception) */
#define I2C_CR1_PEC ((uint16_t)0x1000) /*!<Packet Error Checking */
#define I2C_CR1_ALERT ((uint16_t)0x2000) /*!<SMBus Alert */
#define I2C_CR1_SWRST ((uint16_t)0x8000) /*!<Software Reset */
/******************* Bit definition for I2C_CR2 register ********************/
#define I2C_CR2_FREQ ((uint16_t)0x003F) /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */
#define I2C_CR2_FREQ_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define I2C_CR2_FREQ_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define I2C_CR2_FREQ_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define I2C_CR2_FREQ_3 ((uint16_t)0x0008) /*!<Bit 3 */
#define I2C_CR2_FREQ_4 ((uint16_t)0x0010) /*!<Bit 4 */
#define I2C_CR2_FREQ_5 ((uint16_t)0x0020) /*!<Bit 5 */
#define I2C_CR2_ITERREN ((uint16_t)0x0100) /*!<Error Interrupt Enable */
#define I2C_CR2_ITEVTEN ((uint16_t)0x0200) /*!<Event Interrupt Enable */
#define I2C_CR2_ITBUFEN ((uint16_t)0x0400) /*!<Buffer Interrupt Enable */
#define I2C_CR2_DMAEN ((uint16_t)0x0800) /*!<DMA Requests Enable */
#define I2C_CR2_LAST ((uint16_t)0x1000) /*!<DMA Last Transfer */
/******************* Bit definition for I2C_OAR1 register *******************/
#define I2C_OAR1_ADD1_7 ((uint16_t)0x00FE) /*!<Interface Address */
#define I2C_OAR1_ADD8_9 ((uint16_t)0x0300) /*!<Interface Address */
#define I2C_OAR1_ADD0 ((uint16_t)0x0001) /*!<Bit 0 */
#define I2C_OAR1_ADD1 ((uint16_t)0x0002) /*!<Bit 1 */
#define I2C_OAR1_ADD2 ((uint16_t)0x0004) /*!<Bit 2 */
#define I2C_OAR1_ADD3 ((uint16_t)0x0008) /*!<Bit 3 */
#define I2C_OAR1_ADD4 ((uint16_t)0x0010) /*!<Bit 4 */
#define I2C_OAR1_ADD5 ((uint16_t)0x0020) /*!<Bit 5 */
#define I2C_OAR1_ADD6 ((uint16_t)0x0040) /*!<Bit 6 */
#define I2C_OAR1_ADD7 ((uint16_t)0x0080) /*!<Bit 7 */
#define I2C_OAR1_ADD8 ((uint16_t)0x0100) /*!<Bit 8 */
#define I2C_OAR1_ADD9 ((uint16_t)0x0200) /*!<Bit 9 */
#define I2C_OAR1_ADDMODE ((uint16_t)0x8000) /*!<Addressing Mode (Slave mode) */
/******************* Bit definition for I2C_OAR2 register *******************/
#define I2C_OAR2_ENDUAL ((uint8_t)0x01) /*!<Dual addressing mode enable */
#define I2C_OAR2_ADD2 ((uint8_t)0xFE) /*!<Interface address */
/******************** Bit definition for I2C_DR register ********************/
#define I2C_DR_DR ((uint8_t)0xFF) /*!<8-bit Data Register */
/******************* Bit definition for I2C_SR1 register ********************/
#define I2C_SR1_SB ((uint16_t)0x0001) /*!<Start Bit (Master mode) */
#define I2C_SR1_ADDR ((uint16_t)0x0002) /*!<Address sent (master mode)/matched (slave mode) */
#define I2C_SR1_BTF ((uint16_t)0x0004) /*!<Byte Transfer Finished */
#define I2C_SR1_ADD10 ((uint16_t)0x0008) /*!<10-bit header sent (Master mode) */
#define I2C_SR1_STOPF ((uint16_t)0x0010) /*!<Stop detection (Slave mode) */
#define I2C_SR1_RXNE ((uint16_t)0x0040) /*!<Data Register not Empty (receivers) */
#define I2C_SR1_TXE ((uint16_t)0x0080) /*!<Data Register Empty (transmitters) */
#define I2C_SR1_BERR ((uint16_t)0x0100) /*!<Bus Error */
#define I2C_SR1_ARLO ((uint16_t)0x0200) /*!<Arbitration Lost (master mode) */
#define I2C_SR1_AF ((uint16_t)0x0400) /*!<Acknowledge Failure */
#define I2C_SR1_OVR ((uint16_t)0x0800) /*!<Overrun/Underrun */
#define I2C_SR1_PECERR ((uint16_t)0x1000) /*!<PEC Error in reception */
#define I2C_SR1_TIMEOUT ((uint16_t)0x4000) /*!<Timeout or Tlow Error */
#define I2C_SR1_SMBALERT ((uint16_t)0x8000) /*!<SMBus Alert */
/******************* Bit definition for I2C_SR2 register ********************/
#define I2C_SR2_MSL ((uint16_t)0x0001) /*!<Master/Slave */
#define I2C_SR2_BUSY ((uint16_t)0x0002) /*!<Bus Busy */
#define I2C_SR2_TRA ((uint16_t)0x0004) /*!<Transmitter/Receiver */
#define I2C_SR2_GENCALL ((uint16_t)0x0010) /*!<General Call Address (Slave mode) */
#define I2C_SR2_SMBDEFAULT ((uint16_t)0x0020) /*!<SMBus Device Default Address (Slave mode) */
#define I2C_SR2_SMBHOST ((uint16_t)0x0040) /*!<SMBus Host Header (Slave mode) */
#define I2C_SR2_DUALF ((uint16_t)0x0080) /*!<Dual Flag (Slave mode) */
#define I2C_SR2_PEC ((uint16_t)0xFF00) /*!<Packet Error Checking Register */
/******************* Bit definition for I2C_CCR register ********************/
#define I2C_CCR_CCR ((uint16_t)0x0FFF) /*!<Clock Control Register in Fast/Standard mode (Master mode) */
#define I2C_CCR_DUTY ((uint16_t)0x4000) /*!<Fast Mode Duty Cycle */
#define I2C_CCR_FS ((uint16_t)0x8000) /*!<I2C Master Mode Selection */
/****************** Bit definition for I2C_TRISE register *******************/
#define I2C_TRISE_TRISE ((uint8_t)0x3F) /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
/******************************************************************************/
/* */
/* Universal Synchronous Asynchronous Receiver Transmitter */
/* */
/******************************************************************************/
/******************* Bit definition for USART_SR register *******************/
#define USART_SR_PE ((uint16_t)0x0001) /*!<Parity Error */
#define USART_SR_FE ((uint16_t)0x0002) /*!<Framing Error */
#define USART_SR_NE ((uint16_t)0x0004) /*!<Noise Error Flag */
#define USART_SR_ORE ((uint16_t)0x0008) /*!<OverRun Error */
#define USART_SR_IDLE ((uint16_t)0x0010) /*!<IDLE line detected */
#define USART_SR_RXNE ((uint16_t)0x0020) /*!<Read Data Register Not Empty */
#define USART_SR_TC ((uint16_t)0x0040) /*!<Transmission Complete */
#define USART_SR_TXE ((uint16_t)0x0080) /*!<Transmit Data Register Empty */
#define USART_SR_LBD ((uint16_t)0x0100) /*!<LIN Break Detection Flag */
#define USART_SR_CTS ((uint16_t)0x0200) /*!<CTS Flag */
/******************* Bit definition for USART_DR register *******************/
#define USART_DR_DR ((uint16_t)0x01FF) /*!<Data value */
/****************** Bit definition for USART_BRR register *******************/
#define USART_BRR_DIV_Fraction ((uint16_t)0x000F) /*!<Fraction of USARTDIV */
#define USART_BRR_DIV_Mantissa ((uint16_t)0xFFF0) /*!<Mantissa of USARTDIV */
/****************** Bit definition for USART_CR1 register *******************/
#define USART_CR1_SBK ((uint16_t)0x0001) /*!<Send Break */
#define USART_CR1_RWU ((uint16_t)0x0002) /*!<Receiver wakeup */
#define USART_CR1_RE ((uint16_t)0x0004) /*!<Receiver Enable */
#define USART_CR1_TE ((uint16_t)0x0008) /*!<Transmitter Enable */
#define USART_CR1_IDLEIE ((uint16_t)0x0010) /*!<IDLE Interrupt Enable */
#define USART_CR1_RXNEIE ((uint16_t)0x0020) /*!<RXNE Interrupt Enable */
#define USART_CR1_TCIE ((uint16_t)0x0040) /*!<Transmission Complete Interrupt Enable */
#define USART_CR1_TXEIE ((uint16_t)0x0080) /*!<PE Interrupt Enable */
#define USART_CR1_PEIE ((uint16_t)0x0100) /*!<PE Interrupt Enable */
#define USART_CR1_PS ((uint16_t)0x0200) /*!<Parity Selection */
#define USART_CR1_PCE ((uint16_t)0x0400) /*!<Parity Control Enable */
#define USART_CR1_WAKE ((uint16_t)0x0800) /*!<Wakeup method */
#define USART_CR1_M ((uint16_t)0x1000) /*!<Word length */
#define USART_CR1_UE ((uint16_t)0x2000) /*!<USART Enable */
#define USART_CR1_OVER8 ((uint16_t)0x8000) /*!<USART Oversmapling 8-bits */
/****************** Bit definition for USART_CR2 register *******************/
#define USART_CR2_ADD ((uint16_t)0x000F) /*!<Address of the USART node */
#define USART_CR2_LBDL ((uint16_t)0x0020) /*!<LIN Break Detection Length */
#define USART_CR2_LBDIE ((uint16_t)0x0040) /*!<LIN Break Detection Interrupt Enable */
#define USART_CR2_LBCL ((uint16_t)0x0100) /*!<Last Bit Clock pulse */
#define USART_CR2_CPHA ((uint16_t)0x0200) /*!<Clock Phase */
#define USART_CR2_CPOL ((uint16_t)0x0400) /*!<Clock Polarity */
#define USART_CR2_CLKEN ((uint16_t)0x0800) /*!<Clock Enable */
#define USART_CR2_STOP ((uint16_t)0x3000) /*!<STOP[1:0] bits (STOP bits) */
#define USART_CR2_STOP_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define USART_CR2_STOP_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define USART_CR2_LINEN ((uint16_t)0x4000) /*!<LIN mode enable */
/****************** Bit definition for USART_CR3 register *******************/
#define USART_CR3_EIE ((uint16_t)0x0001) /*!<Error Interrupt Enable */
#define USART_CR3_IREN ((uint16_t)0x0002) /*!<IrDA mode Enable */
#define USART_CR3_IRLP ((uint16_t)0x0004) /*!<IrDA Low-Power */
#define USART_CR3_HDSEL ((uint16_t)0x0008) /*!<Half-Duplex Selection */
#define USART_CR3_NACK ((uint16_t)0x0010) /*!<Smartcard NACK enable */
#define USART_CR3_SCEN ((uint16_t)0x0020) /*!<Smartcard mode enable */
#define USART_CR3_DMAR ((uint16_t)0x0040) /*!<DMA Enable Receiver */
#define USART_CR3_DMAT ((uint16_t)0x0080) /*!<DMA Enable Transmitter */
#define USART_CR3_RTSE ((uint16_t)0x0100) /*!<RTS Enable */
#define USART_CR3_CTSE ((uint16_t)0x0200) /*!<CTS Enable */
#define USART_CR3_CTSIE ((uint16_t)0x0400) /*!<CTS Interrupt Enable */
#define USART_CR3_ONEBIT ((uint16_t)0x0800) /*!<One Bit method */
/****************** Bit definition for USART_GTPR register ******************/
#define USART_GTPR_PSC ((uint16_t)0x00FF) /*!<PSC[7:0] bits (Prescaler value) */
#define USART_GTPR_PSC_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define USART_GTPR_PSC_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define USART_GTPR_PSC_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define USART_GTPR_PSC_3 ((uint16_t)0x0008) /*!<Bit 3 */
#define USART_GTPR_PSC_4 ((uint16_t)0x0010) /*!<Bit 4 */
#define USART_GTPR_PSC_5 ((uint16_t)0x0020) /*!<Bit 5 */
#define USART_GTPR_PSC_6 ((uint16_t)0x0040) /*!<Bit 6 */
#define USART_GTPR_PSC_7 ((uint16_t)0x0080) /*!<Bit 7 */
#define USART_GTPR_GT ((uint16_t)0xFF00) /*!<Guard time value */
/******************************************************************************/
/* */
/* Debug MCU */
/* */
/******************************************************************************/
/**************** Bit definition for DBGMCU_IDCODE register *****************/
#define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF) /*!<Device Identifier */
#define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000) /*!<REV_ID[15:0] bits (Revision Identifier) */
#define DBGMCU_IDCODE_REV_ID_0 ((uint32_t)0x00010000) /*!<Bit 0 */
#define DBGMCU_IDCODE_REV_ID_1 ((uint32_t)0x00020000) /*!<Bit 1 */
#define DBGMCU_IDCODE_REV_ID_2 ((uint32_t)0x00040000) /*!<Bit 2 */
#define DBGMCU_IDCODE_REV_ID_3 ((uint32_t)0x00080000) /*!<Bit 3 */
#define DBGMCU_IDCODE_REV_ID_4 ((uint32_t)0x00100000) /*!<Bit 4 */
#define DBGMCU_IDCODE_REV_ID_5 ((uint32_t)0x00200000) /*!<Bit 5 */
#define DBGMCU_IDCODE_REV_ID_6 ((uint32_t)0x00400000) /*!<Bit 6 */
#define DBGMCU_IDCODE_REV_ID_7 ((uint32_t)0x00800000) /*!<Bit 7 */
#define DBGMCU_IDCODE_REV_ID_8 ((uint32_t)0x01000000) /*!<Bit 8 */
#define DBGMCU_IDCODE_REV_ID_9 ((uint32_t)0x02000000) /*!<Bit 9 */
#define DBGMCU_IDCODE_REV_ID_10 ((uint32_t)0x04000000) /*!<Bit 10 */
#define DBGMCU_IDCODE_REV_ID_11 ((uint32_t)0x08000000) /*!<Bit 11 */
#define DBGMCU_IDCODE_REV_ID_12 ((uint32_t)0x10000000) /*!<Bit 12 */
#define DBGMCU_IDCODE_REV_ID_13 ((uint32_t)0x20000000) /*!<Bit 13 */
#define DBGMCU_IDCODE_REV_ID_14 ((uint32_t)0x40000000) /*!<Bit 14 */
#define DBGMCU_IDCODE_REV_ID_15 ((uint32_t)0x80000000) /*!<Bit 15 */
/****************** Bit definition for DBGMCU_CR register *******************/
#define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001) /*!<Debug Sleep Mode */
#define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002) /*!<Debug Stop Mode */
#define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004) /*!<Debug Standby mode */
#define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020) /*!<Trace Pin Assignment Control */
#define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0) /*!<TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */
#define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040) /*!<Bit 0 */
#define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080) /*!<Bit 1 */
#define DBGMCU_CR_DBG_IWDG_STOP ((uint32_t)0x00000100) /*!<Debug Independent Watchdog stopped when Core is halted */
#define DBGMCU_CR_DBG_WWDG_STOP ((uint32_t)0x00000200) /*!<Debug Window Watchdog stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM1_STOP ((uint32_t)0x00000400) /*!<TIM1 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM2_STOP ((uint32_t)0x00000800) /*!<TIM2 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM3_STOP ((uint32_t)0x00001000) /*!<TIM3 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM4_STOP ((uint32_t)0x00002000) /*!<TIM4 counter stopped when core is halted */
#define DBGMCU_CR_DBG_CAN1_STOP ((uint32_t)0x00004000) /*!<Debug CAN1 stopped when Core is halted */
#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00008000) /*!<SMBUS timeout mode stopped when Core is halted */
#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00010000) /*!<SMBUS timeout mode stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM8_STOP ((uint32_t)0x00020000) /*!<TIM8 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM5_STOP ((uint32_t)0x00040000) /*!<TIM5 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM6_STOP ((uint32_t)0x00080000) /*!<TIM6 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM7_STOP ((uint32_t)0x00100000) /*!<TIM7 counter stopped when core is halted */
#define DBGMCU_CR_DBG_CAN2_STOP ((uint32_t)0x00200000) /*!<Debug CAN2 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM15_STOP ((uint32_t)0x00400000) /*!<Debug TIM15 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM16_STOP ((uint32_t)0x00800000) /*!<Debug TIM16 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM17_STOP ((uint32_t)0x01000000) /*!<Debug TIM17 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM12_STOP ((uint32_t)0x02000000) /*!<Debug TIM12 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM13_STOP ((uint32_t)0x04000000) /*!<Debug TIM13 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM14_STOP ((uint32_t)0x08000000) /*!<Debug TIM14 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM9_STOP ((uint32_t)0x10000000) /*!<Debug TIM9 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM10_STOP ((uint32_t)0x20000000) /*!<Debug TIM10 stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM11_STOP ((uint32_t)0x40000000) /*!<Debug TIM11 stopped when Core is halted */
/******************************************************************************/
/* */
/* FLASH and Option Bytes Registers */
/* */
/******************************************************************************/
/******************* Bit definition for FLASH_ACR register ******************/
#define FLASH_ACR_LATENCY ((uint8_t)0x03) /*!<LATENCY[2:0] bits (Latency) */
#define FLASH_ACR_LATENCY_0 ((uint8_t)0x00) /*!<Bit 0 */
#define FLASH_ACR_LATENCY_1 ((uint8_t)0x01) /*!<Bit 0 */
#define FLASH_ACR_LATENCY_2 ((uint8_t)0x02) /*!<Bit 1 */
#define FLASH_ACR_HLFCYA ((uint8_t)0x08) /*!<Flash Half Cycle Access Enable */
#define FLASH_ACR_PRFTBE ((uint8_t)0x10) /*!<Prefetch Buffer Enable */
#define FLASH_ACR_PRFTBS ((uint8_t)0x20) /*!<Prefetch Buffer Status */
/****************** Bit definition for FLASH_KEYR register ******************/
#define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) /*!<FPEC Key */
/***************** Bit definition for FLASH_OPTKEYR register ****************/
#define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF) /*!<Option Byte Key */
/****************** Bit definition for FLASH_SR register *******************/
#define FLASH_SR_BSY ((uint8_t)0x01) /*!<Busy */
#define FLASH_SR_PGERR ((uint8_t)0x04) /*!<Programming Error */
#define FLASH_SR_WRPRTERR ((uint8_t)0x10) /*!<Write Protection Error */
#define FLASH_SR_EOP ((uint8_t)0x20) /*!<End of operation */
/******************* Bit definition for FLASH_CR register *******************/
#define FLASH_CR_PG ((uint16_t)0x0001) /*!<Programming */
#define FLASH_CR_PER ((uint16_t)0x0002) /*!<Page Erase */
#define FLASH_CR_MER ((uint16_t)0x0004) /*!<Mass Erase */
#define FLASH_CR_OPTPG ((uint16_t)0x0010) /*!<Option Byte Programming */
#define FLASH_CR_OPTER ((uint16_t)0x0020) /*!<Option Byte Erase */
#define FLASH_CR_STRT ((uint16_t)0x0040) /*!<Start */
#define FLASH_CR_LOCK ((uint16_t)0x0080) /*!<Lock */
#define FLASH_CR_OPTWRE ((uint16_t)0x0200) /*!<Option Bytes Write Enable */
#define FLASH_CR_ERRIE ((uint16_t)0x0400) /*!<Error Interrupt Enable */
#define FLASH_CR_EOPIE ((uint16_t)0x1000) /*!<End of operation interrupt enable */
/******************* Bit definition for FLASH_AR register *******************/
#define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) /*!<Flash Address */
/****************** Bit definition for FLASH_OBR register *******************/
#define FLASH_OBR_OPTERR ((uint16_t)0x0001) /*!<Option Byte Error */
#define FLASH_OBR_RDPRT ((uint16_t)0x0002) /*!<Read protection */
#define FLASH_OBR_USER ((uint16_t)0x03FC) /*!<User Option Bytes */
#define FLASH_OBR_WDG_SW ((uint16_t)0x0004) /*!<WDG_SW */
#define FLASH_OBR_nRST_STOP ((uint16_t)0x0008) /*!<nRST_STOP */
#define FLASH_OBR_nRST_STDBY ((uint16_t)0x0010) /*!<nRST_STDBY */
#define FLASH_OBR_BFB2 ((uint16_t)0x0020) /*!<BFB2 */
/****************** Bit definition for FLASH_WRPR register ******************/
#define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) /*!<Write Protect */
/*----------------------------------------------------------------------------*/
/****************** Bit definition for FLASH_RDP register *******************/
#define FLASH_RDP_RDP ((uint32_t)0x000000FF) /*!<Read protection option byte */
#define FLASH_RDP_nRDP ((uint32_t)0x0000FF00) /*!<Read protection complemented option byte */
/****************** Bit definition for FLASH_USER register ******************/
#define FLASH_USER_USER ((uint32_t)0x00FF0000) /*!<User option byte */
#define FLASH_USER_nUSER ((uint32_t)0xFF000000) /*!<User complemented option byte */
/****************** Bit definition for FLASH_Data0 register *****************/
#define FLASH_Data0_Data0 ((uint32_t)0x000000FF) /*!<User data storage option byte */
#define FLASH_Data0_nData0 ((uint32_t)0x0000FF00) /*!<User data storage complemented option byte */
/****************** Bit definition for FLASH_Data1 register *****************/
#define FLASH_Data1_Data1 ((uint32_t)0x00FF0000) /*!<User data storage option byte */
#define FLASH_Data1_nData1 ((uint32_t)0xFF000000) /*!<User data storage complemented option byte */
/****************** Bit definition for FLASH_WRP0 register ******************/
#define FLASH_WRP0_WRP0 ((uint32_t)0x000000FF) /*!<Flash memory write protection option bytes */
#define FLASH_WRP0_nWRP0 ((uint32_t)0x0000FF00) /*!<Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP1 register ******************/
#define FLASH_WRP1_WRP1 ((uint32_t)0x00FF0000) /*!<Flash memory write protection option bytes */
#define FLASH_WRP1_nWRP1 ((uint32_t)0xFF000000) /*!<Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP2 register ******************/
#define FLASH_WRP2_WRP2 ((uint32_t)0x000000FF) /*!<Flash memory write protection option bytes */
#define FLASH_WRP2_nWRP2 ((uint32_t)0x0000FF00) /*!<Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP3 register ******************/
#define FLASH_WRP3_WRP3 ((uint32_t)0x00FF0000) /*!<Flash memory write protection option bytes */
#define FLASH_WRP3_nWRP3 ((uint32_t)0xFF000000) /*!<Flash memory write protection complemented option bytes */
#ifdef STM32F10X_CL
/******************************************************************************/
/* Ethernet MAC Registers bits definitions */
/******************************************************************************/
/* Bit definition for Ethernet MAC Control Register register */
#define ETH_MACCR_WD ((uint32_t)0x00800000) /* Watchdog disable */
#define ETH_MACCR_JD ((uint32_t)0x00400000) /* Jabber disable */
#define ETH_MACCR_IFG ((uint32_t)0x000E0000) /* Inter-frame gap */
#define ETH_MACCR_IFG_96Bit ((uint32_t)0x00000000) /* Minimum IFG between frames during transmission is 96Bit */
#define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000) /* Minimum IFG between frames during transmission is 88Bit */
#define ETH_MACCR_IFG_80Bit ((uint32_t)0x00040000) /* Minimum IFG between frames during transmission is 80Bit */
#define ETH_MACCR_IFG_72Bit ((uint32_t)0x00060000) /* Minimum IFG between frames during transmission is 72Bit */
#define ETH_MACCR_IFG_64Bit ((uint32_t)0x00080000) /* Minimum IFG between frames during transmission is 64Bit */
#define ETH_MACCR_IFG_56Bit ((uint32_t)0x000A0000) /* Minimum IFG between frames during transmission is 56Bit */
#define ETH_MACCR_IFG_48Bit ((uint32_t)0x000C0000) /* Minimum IFG between frames during transmission is 48Bit */
#define ETH_MACCR_IFG_40Bit ((uint32_t)0x000E0000) /* Minimum IFG between frames during transmission is 40Bit */
#define ETH_MACCR_CSD ((uint32_t)0x00010000) /* Carrier sense disable (during transmission) */
#define ETH_MACCR_FES ((uint32_t)0x00004000) /* Fast ethernet speed */
#define ETH_MACCR_ROD ((uint32_t)0x00002000) /* Receive own disable */
#define ETH_MACCR_LM ((uint32_t)0x00001000) /* loopback mode */
#define ETH_MACCR_DM ((uint32_t)0x00000800) /* Duplex mode */
#define ETH_MACCR_IPCO ((uint32_t)0x00000400) /* IP Checksum offload */
#define ETH_MACCR_RD ((uint32_t)0x00000200) /* Retry disable */
#define ETH_MACCR_APCS ((uint32_t)0x00000080) /* Automatic Pad/CRC stripping */
#define ETH_MACCR_BL ((uint32_t)0x00000060) /* Back-off limit: random integer number (r) of slot time delays before rescheduling
a transmission attempt during retries after a collision: 0 =< r <2^k */
#define ETH_MACCR_BL_10 ((uint32_t)0x00000000) /* k = min (n, 10) */
#define ETH_MACCR_BL_8 ((uint32_t)0x00000020) /* k = min (n, 8) */
#define ETH_MACCR_BL_4 ((uint32_t)0x00000040) /* k = min (n, 4) */
#define ETH_MACCR_BL_1 ((uint32_t)0x00000060) /* k = min (n, 1) */
#define ETH_MACCR_DC ((uint32_t)0x00000010) /* Defferal check */
#define ETH_MACCR_TE ((uint32_t)0x00000008) /* Transmitter enable */
#define ETH_MACCR_RE ((uint32_t)0x00000004) /* Receiver enable */
/* Bit definition for Ethernet MAC Frame Filter Register */
#define ETH_MACFFR_RA ((uint32_t)0x80000000) /* Receive all */
#define ETH_MACFFR_HPF ((uint32_t)0x00000400) /* Hash or perfect filter */
#define ETH_MACFFR_SAF ((uint32_t)0x00000200) /* Source address filter enable */
#define ETH_MACFFR_SAIF ((uint32_t)0x00000100) /* SA inverse filtering */
#define ETH_MACFFR_PCF ((uint32_t)0x000000C0) /* Pass control frames: 3 cases */
#define ETH_MACFFR_PCF_BlockAll ((uint32_t)0x00000040) /* MAC filters all control frames from reaching the application */
#define ETH_MACFFR_PCF_ForwardAll ((uint32_t)0x00000080) /* MAC forwards all control frames to application even if they fail the Address Filter */
#define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0) /* MAC forwards control frames that pass the Address Filter. */
#define ETH_MACFFR_BFD ((uint32_t)0x00000020) /* Broadcast frame disable */
#define ETH_MACFFR_PAM ((uint32_t)0x00000010) /* Pass all mutlicast */
#define ETH_MACFFR_DAIF ((uint32_t)0x00000008) /* DA Inverse filtering */
#define ETH_MACFFR_HM ((uint32_t)0x00000004) /* Hash multicast */
#define ETH_MACFFR_HU ((uint32_t)0x00000002) /* Hash unicast */
#define ETH_MACFFR_PM ((uint32_t)0x00000001) /* Promiscuous mode */
/* Bit definition for Ethernet MAC Hash Table High Register */
#define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF) /* Hash table high */
/* Bit definition for Ethernet MAC Hash Table Low Register */
#define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF) /* Hash table low */
/* Bit definition for Ethernet MAC MII Address Register */
#define ETH_MACMIIAR_PA ((uint32_t)0x0000F800) /* Physical layer address */
#define ETH_MACMIIAR_MR ((uint32_t)0x000007C0) /* MII register in the selected PHY */
#define ETH_MACMIIAR_CR ((uint32_t)0x0000001C) /* CR clock range: 6 cases */
#define ETH_MACMIIAR_CR_Div42 ((uint32_t)0x00000000) /* HCLK:60-72 MHz; MDC clock= HCLK/42 */
#define ETH_MACMIIAR_CR_Div16 ((uint32_t)0x00000008) /* HCLK:20-35 MHz; MDC clock= HCLK/16 */
#define ETH_MACMIIAR_CR_Div26 ((uint32_t)0x0000000C) /* HCLK:35-60 MHz; MDC clock= HCLK/26 */
#define ETH_MACMIIAR_MW ((uint32_t)0x00000002) /* MII write */
#define ETH_MACMIIAR_MB ((uint32_t)0x00000001) /* MII busy */
/* Bit definition for Ethernet MAC MII Data Register */
#define ETH_MACMIIDR_MD ((uint32_t)0x0000FFFF) /* MII data: read/write data from/to PHY */
/* Bit definition for Ethernet MAC Flow Control Register */
#define ETH_MACFCR_PT ((uint32_t)0xFFFF0000) /* Pause time */
#define ETH_MACFCR_ZQPD ((uint32_t)0x00000080) /* Zero-quanta pause disable */
#define ETH_MACFCR_PLT ((uint32_t)0x00000030) /* Pause low threshold: 4 cases */
#define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000) /* Pause time minus 4 slot times */
#define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010) /* Pause time minus 28 slot times */
#define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020) /* Pause time minus 144 slot times */
#define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030) /* Pause time minus 256 slot times */
#define ETH_MACFCR_UPFD ((uint32_t)0x00000008) /* Unicast pause frame detect */
#define ETH_MACFCR_RFCE ((uint32_t)0x00000004) /* Receive flow control enable */
#define ETH_MACFCR_TFCE ((uint32_t)0x00000002) /* Transmit flow control enable */
#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001) /* Flow control busy/backpressure activate */
/* Bit definition for Ethernet MAC VLAN Tag Register */
#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000) /* 12-bit VLAN tag comparison */
#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF) /* VLAN tag identifier (for receive frames) */
/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */
#define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF) /* Wake-up frame filter register data */
/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.
Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */
/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask
Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask
Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask
Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask
Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command -
RSVD - Filter1 Command - RSVD - Filter0 Command
Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset
Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16
Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */
/* Bit definition for Ethernet MAC PMT Control and Status Register */
#define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000) /* Wake-Up Frame Filter Register Pointer Reset */
#define ETH_MACPMTCSR_GU ((uint32_t)0x00000200) /* Global Unicast */
#define ETH_MACPMTCSR_WFR ((uint32_t)0x00000040) /* Wake-Up Frame Received */
#define ETH_MACPMTCSR_MPR ((uint32_t)0x00000020) /* Magic Packet Received */
#define ETH_MACPMTCSR_WFE ((uint32_t)0x00000004) /* Wake-Up Frame Enable */
#define ETH_MACPMTCSR_MPE ((uint32_t)0x00000002) /* Magic Packet Enable */
#define ETH_MACPMTCSR_PD ((uint32_t)0x00000001) /* Power Down */
/* Bit definition for Ethernet MAC Status Register */
#define ETH_MACSR_TSTS ((uint32_t)0x00000200) /* Time stamp trigger status */
#define ETH_MACSR_MMCTS ((uint32_t)0x00000040) /* MMC transmit status */
#define ETH_MACSR_MMMCRS ((uint32_t)0x00000020) /* MMC receive status */
#define ETH_MACSR_MMCS ((uint32_t)0x00000010) /* MMC status */
#define ETH_MACSR_PMTS ((uint32_t)0x00000008) /* PMT status */
/* Bit definition for Ethernet MAC Interrupt Mask Register */
#define ETH_MACIMR_TSTIM ((uint32_t)0x00000200) /* Time stamp trigger interrupt mask */
#define ETH_MACIMR_PMTIM ((uint32_t)0x00000008) /* PMT interrupt mask */
/* Bit definition for Ethernet MAC Address0 High Register */
#define ETH_MACA0HR_MACA0H ((uint32_t)0x0000FFFF) /* MAC address0 high */
/* Bit definition for Ethernet MAC Address0 Low Register */
#define ETH_MACA0LR_MACA0L ((uint32_t)0xFFFFFFFF) /* MAC address0 low */
/* Bit definition for Ethernet MAC Address1 High Register */
#define ETH_MACA1HR_AE ((uint32_t)0x80000000) /* Address enable */
#define ETH_MACA1HR_SA ((uint32_t)0x40000000) /* Source address */
#define ETH_MACA1HR_MBC ((uint32_t)0x3F000000) /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
#define ETH_MACA1HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
#define ETH_MACA1HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
#define ETH_MACA1HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
#define ETH_MACA1HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
#define ETH_MACA1HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
#define ETH_MACA1HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [7:0] */
#define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF) /* MAC address1 high */
/* Bit definition for Ethernet MAC Address1 Low Register */
#define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF) /* MAC address1 low */
/* Bit definition for Ethernet MAC Address2 High Register */
#define ETH_MACA2HR_AE ((uint32_t)0x80000000) /* Address enable */
#define ETH_MACA2HR_SA ((uint32_t)0x40000000) /* Source address */
#define ETH_MACA2HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
#define ETH_MACA2HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
#define ETH_MACA2HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
#define ETH_MACA2HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
#define ETH_MACA2HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
#define ETH_MACA2HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
#define ETH_MACA2HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
#define ETH_MACA2HR_MACA2H ((uint32_t)0x0000FFFF) /* MAC address1 high */
/* Bit definition for Ethernet MAC Address2 Low Register */
#define ETH_MACA2LR_MACA2L ((uint32_t)0xFFFFFFFF) /* MAC address2 low */
/* Bit definition for Ethernet MAC Address3 High Register */
#define ETH_MACA3HR_AE ((uint32_t)0x80000000) /* Address enable */
#define ETH_MACA3HR_SA ((uint32_t)0x40000000) /* Source address */
#define ETH_MACA3HR_MBC ((uint32_t)0x3F000000) /* Mask byte control */
#define ETH_MACA3HR_MBC_HBits15_8 ((uint32_t)0x20000000) /* Mask MAC Address high reg bits [15:8] */
#define ETH_MACA3HR_MBC_HBits7_0 ((uint32_t)0x10000000) /* Mask MAC Address high reg bits [7:0] */
#define ETH_MACA3HR_MBC_LBits31_24 ((uint32_t)0x08000000) /* Mask MAC Address low reg bits [31:24] */
#define ETH_MACA3HR_MBC_LBits23_16 ((uint32_t)0x04000000) /* Mask MAC Address low reg bits [23:16] */
#define ETH_MACA3HR_MBC_LBits15_8 ((uint32_t)0x02000000) /* Mask MAC Address low reg bits [15:8] */
#define ETH_MACA3HR_MBC_LBits7_0 ((uint32_t)0x01000000) /* Mask MAC Address low reg bits [70] */
#define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF) /* MAC address3 high */
/* Bit definition for Ethernet MAC Address3 Low Register */
#define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF) /* MAC address3 low */
/******************************************************************************/
/* Ethernet MMC Registers bits definition */
/******************************************************************************/
/* Bit definition for Ethernet MMC Contol Register */
#define ETH_MMCCR_MCF ((uint32_t)0x00000008) /* MMC Counter Freeze */
#define ETH_MMCCR_ROR ((uint32_t)0x00000004) /* Reset on Read */
#define ETH_MMCCR_CSR ((uint32_t)0x00000002) /* Counter Stop Rollover */
#define ETH_MMCCR_CR ((uint32_t)0x00000001) /* Counters Reset */
/* Bit definition for Ethernet MMC Receive Interrupt Register */
#define ETH_MMCRIR_RGUFS ((uint32_t)0x00020000) /* Set when Rx good unicast frames counter reaches half the maximum value */
#define ETH_MMCRIR_RFAES ((uint32_t)0x00000040) /* Set when Rx alignment error counter reaches half the maximum value */
#define ETH_MMCRIR_RFCES ((uint32_t)0x00000020) /* Set when Rx crc error counter reaches half the maximum value */
/* Bit definition for Ethernet MMC Transmit Interrupt Register */
#define ETH_MMCTIR_TGFS ((uint32_t)0x00200000) /* Set when Tx good frame count counter reaches half the maximum value */
#define ETH_MMCTIR_TGFMSCS ((uint32_t)0x00008000) /* Set when Tx good multi col counter reaches half the maximum value */
#define ETH_MMCTIR_TGFSCS ((uint32_t)0x00004000) /* Set when Tx good single col counter reaches half the maximum value */
/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */
#define ETH_MMCRIMR_RGUFM ((uint32_t)0x00020000) /* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */
#define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040) /* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */
#define ETH_MMCRIMR_RFCEM ((uint32_t)0x00000020) /* Mask the interrupt when Rx crc error counter reaches half the maximum value */
/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */
#define ETH_MMCTIMR_TGFM ((uint32_t)0x00200000) /* Mask the interrupt when Tx good frame count counter reaches half the maximum value */
#define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000) /* Mask the interrupt when Tx good multi col counter reaches half the maximum value */
#define ETH_MMCTIMR_TGFSCM ((uint32_t)0x00004000) /* Mask the interrupt when Tx good single col counter reaches half the maximum value */
/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */
#define ETH_MMCTGFSCCR_TGFSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after a single collision in Half-duplex mode. */
/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */
#define ETH_MMCTGFMSCCR_TGFMSCC ((uint32_t)0xFFFFFFFF) /* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */
/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */
#define ETH_MMCTGFCR_TGFC ((uint32_t)0xFFFFFFFF) /* Number of good frames transmitted. */
/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */
#define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with CRC error. */
/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */
#define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF) /* Number of frames received with alignment (dribble) error */
/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */
#define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF) /* Number of good unicast frames received. */
/******************************************************************************/
/* Ethernet PTP Registers bits definition */
/******************************************************************************/
/* Bit definition for Ethernet PTP Time Stamp Contol Register */
#define ETH_PTPTSCR_TSARU ((uint32_t)0x00000020) /* Addend register update */
#define ETH_PTPTSCR_TSITE ((uint32_t)0x00000010) /* Time stamp interrupt trigger enable */
#define ETH_PTPTSCR_TSSTU ((uint32_t)0x00000008) /* Time stamp update */
#define ETH_PTPTSCR_TSSTI ((uint32_t)0x00000004) /* Time stamp initialize */
#define ETH_PTPTSCR_TSFCU ((uint32_t)0x00000002) /* Time stamp fine or coarse update */
#define ETH_PTPTSCR_TSE ((uint32_t)0x00000001) /* Time stamp enable */
/* Bit definition for Ethernet PTP Sub-Second Increment Register */
#define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF) /* System time Sub-second increment value */
/* Bit definition for Ethernet PTP Time Stamp High Register */
#define ETH_PTPTSHR_STS ((uint32_t)0xFFFFFFFF) /* System Time second */
/* Bit definition for Ethernet PTP Time Stamp Low Register */
#define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000) /* System Time Positive or negative time */
#define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF) /* System Time sub-seconds */
/* Bit definition for Ethernet PTP Time Stamp High Update Register */
#define ETH_PTPTSHUR_TSUS ((uint32_t)0xFFFFFFFF) /* Time stamp update seconds */
/* Bit definition for Ethernet PTP Time Stamp Low Update Register */
#define ETH_PTPTSLUR_TSUPNS ((uint32_t)0x80000000) /* Time stamp update Positive or negative time */
#define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF) /* Time stamp update sub-seconds */
/* Bit definition for Ethernet PTP Time Stamp Addend Register */
#define ETH_PTPTSAR_TSA ((uint32_t)0xFFFFFFFF) /* Time stamp addend */
/* Bit definition for Ethernet PTP Target Time High Register */
#define ETH_PTPTTHR_TTSH ((uint32_t)0xFFFFFFFF) /* Target time stamp high */
/* Bit definition for Ethernet PTP Target Time Low Register */
#define ETH_PTPTTLR_TTSL ((uint32_t)0xFFFFFFFF) /* Target time stamp low */
/******************************************************************************/
/* Ethernet DMA Registers bits definition */
/******************************************************************************/
/* Bit definition for Ethernet DMA Bus Mode Register */
#define ETH_DMABMR_AAB ((uint32_t)0x02000000) /* Address-Aligned beats */
#define ETH_DMABMR_FPM ((uint32_t)0x01000000) /* 4xPBL mode */
#define ETH_DMABMR_USP ((uint32_t)0x00800000) /* Use separate PBL */
#define ETH_DMABMR_RDP ((uint32_t)0x007E0000) /* RxDMA PBL */
#define ETH_DMABMR_RDP_1Beat ((uint32_t)0x00020000) /* maximum number of beats to be transferred in one RxDMA transaction is 1 */
#define ETH_DMABMR_RDP_2Beat ((uint32_t)0x00040000) /* maximum number of beats to be transferred in one RxDMA transaction is 2 */
#define ETH_DMABMR_RDP_4Beat ((uint32_t)0x00080000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
#define ETH_DMABMR_RDP_8Beat ((uint32_t)0x00100000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
#define ETH_DMABMR_RDP_16Beat ((uint32_t)0x00200000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
#define ETH_DMABMR_RDP_32Beat ((uint32_t)0x00400000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
#define ETH_DMABMR_RDP_4xPBL_4Beat ((uint32_t)0x01020000) /* maximum number of beats to be transferred in one RxDMA transaction is 4 */
#define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000) /* maximum number of beats to be transferred in one RxDMA transaction is 8 */
#define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000) /* maximum number of beats to be transferred in one RxDMA transaction is 16 */
#define ETH_DMABMR_RDP_4xPBL_32Beat ((uint32_t)0x01100000) /* maximum number of beats to be transferred in one RxDMA transaction is 32 */
#define ETH_DMABMR_RDP_4xPBL_64Beat ((uint32_t)0x01200000) /* maximum number of beats to be transferred in one RxDMA transaction is 64 */
#define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000) /* maximum number of beats to be transferred in one RxDMA transaction is 128 */
#define ETH_DMABMR_FB ((uint32_t)0x00010000) /* Fixed Burst */
#define ETH_DMABMR_RTPR ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
#define ETH_DMABMR_RTPR_1_1 ((uint32_t)0x00000000) /* Rx Tx priority ratio */
#define ETH_DMABMR_RTPR_2_1 ((uint32_t)0x00004000) /* Rx Tx priority ratio */
#define ETH_DMABMR_RTPR_3_1 ((uint32_t)0x00008000) /* Rx Tx priority ratio */
#define ETH_DMABMR_RTPR_4_1 ((uint32_t)0x0000C000) /* Rx Tx priority ratio */
#define ETH_DMABMR_PBL ((uint32_t)0x00003F00) /* Programmable burst length */
#define ETH_DMABMR_PBL_1Beat ((uint32_t)0x00000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */
#define ETH_DMABMR_PBL_2Beat ((uint32_t)0x00000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */
#define ETH_DMABMR_PBL_4Beat ((uint32_t)0x00000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
#define ETH_DMABMR_PBL_8Beat ((uint32_t)0x00000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
#define ETH_DMABMR_PBL_16Beat ((uint32_t)0x00001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
#define ETH_DMABMR_PBL_32Beat ((uint32_t)0x00002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
#define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */
#define ETH_DMABMR_PBL_4xPBL_8Beat ((uint32_t)0x01000200) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */
#define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */
#define ETH_DMABMR_PBL_4xPBL_32Beat ((uint32_t)0x01000800) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */
#define ETH_DMABMR_PBL_4xPBL_64Beat ((uint32_t)0x01001000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */
#define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000) /* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */
#define ETH_DMABMR_DSL ((uint32_t)0x0000007C) /* Descriptor Skip Length */
#define ETH_DMABMR_DA ((uint32_t)0x00000002) /* DMA arbitration scheme */
#define ETH_DMABMR_SR ((uint32_t)0x00000001) /* Software reset */
/* Bit definition for Ethernet DMA Transmit Poll Demand Register */
#define ETH_DMATPDR_TPD ((uint32_t)0xFFFFFFFF) /* Transmit poll demand */
/* Bit definition for Ethernet DMA Receive Poll Demand Register */
#define ETH_DMARPDR_RPD ((uint32_t)0xFFFFFFFF) /* Receive poll demand */
/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */
#define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF) /* Start of receive list */
/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */
#define ETH_DMATDLAR_STL ((uint32_t)0xFFFFFFFF) /* Start of transmit list */
/* Bit definition for Ethernet DMA Status Register */
#define ETH_DMASR_TSTS ((uint32_t)0x20000000) /* Time-stamp trigger status */
#define ETH_DMASR_PMTS ((uint32_t)0x10000000) /* PMT status */
#define ETH_DMASR_MMCS ((uint32_t)0x08000000) /* MMC status */
#define ETH_DMASR_EBS ((uint32_t)0x03800000) /* Error bits status */
/* combination with EBS[2:0] for GetFlagStatus function */
#define ETH_DMASR_EBS_DescAccess ((uint32_t)0x02000000) /* Error bits 0-data buffer, 1-desc. access */
#define ETH_DMASR_EBS_ReadTransf ((uint32_t)0x01000000) /* Error bits 0-write trnsf, 1-read transfr */
#define ETH_DMASR_EBS_DataTransfTx ((uint32_t)0x00800000) /* Error bits 0-Rx DMA, 1-Tx DMA */
#define ETH_DMASR_TPS ((uint32_t)0x00700000) /* Transmit process state */
#define ETH_DMASR_TPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Tx Command issued */
#define ETH_DMASR_TPS_Fetching ((uint32_t)0x00100000) /* Running - fetching the Tx descriptor */
#define ETH_DMASR_TPS_Waiting ((uint32_t)0x00200000) /* Running - waiting for status */
#define ETH_DMASR_TPS_Reading ((uint32_t)0x00300000) /* Running - reading the data from host memory */
#define ETH_DMASR_TPS_Suspended ((uint32_t)0x00600000) /* Suspended - Tx Descriptor unavailabe */
#define ETH_DMASR_TPS_Closing ((uint32_t)0x00700000) /* Running - closing Rx descriptor */
#define ETH_DMASR_RPS ((uint32_t)0x000E0000) /* Receive process state */
#define ETH_DMASR_RPS_Stopped ((uint32_t)0x00000000) /* Stopped - Reset or Stop Rx Command issued */
#define ETH_DMASR_RPS_Fetching ((uint32_t)0x00020000) /* Running - fetching the Rx descriptor */
#define ETH_DMASR_RPS_Waiting ((uint32_t)0x00060000) /* Running - waiting for packet */
#define ETH_DMASR_RPS_Suspended ((uint32_t)0x00080000) /* Suspended - Rx Descriptor unavailable */
#define ETH_DMASR_RPS_Closing ((uint32_t)0x000A0000) /* Running - closing descriptor */
#define ETH_DMASR_RPS_Queuing ((uint32_t)0x000E0000) /* Running - queuing the recieve frame into host memory */
#define ETH_DMASR_NIS ((uint32_t)0x00010000) /* Normal interrupt summary */
#define ETH_DMASR_AIS ((uint32_t)0x00008000) /* Abnormal interrupt summary */
#define ETH_DMASR_ERS ((uint32_t)0x00004000) /* Early receive status */
#define ETH_DMASR_FBES ((uint32_t)0x00002000) /* Fatal bus error status */
#define ETH_DMASR_ETS ((uint32_t)0x00000400) /* Early transmit status */
#define ETH_DMASR_RWTS ((uint32_t)0x00000200) /* Receive watchdog timeout status */
#define ETH_DMASR_RPSS ((uint32_t)0x00000100) /* Receive process stopped status */
#define ETH_DMASR_RBUS ((uint32_t)0x00000080) /* Receive buffer unavailable status */
#define ETH_DMASR_RS ((uint32_t)0x00000040) /* Receive status */
#define ETH_DMASR_TUS ((uint32_t)0x00000020) /* Transmit underflow status */
#define ETH_DMASR_ROS ((uint32_t)0x00000010) /* Receive overflow status */
#define ETH_DMASR_TJTS ((uint32_t)0x00000008) /* Transmit jabber timeout status */
#define ETH_DMASR_TBUS ((uint32_t)0x00000004) /* Transmit buffer unavailable status */
#define ETH_DMASR_TPSS ((uint32_t)0x00000002) /* Transmit process stopped status */
#define ETH_DMASR_TS ((uint32_t)0x00000001) /* Transmit status */
/* Bit definition for Ethernet DMA Operation Mode Register */
#define ETH_DMAOMR_DTCEFD ((uint32_t)0x04000000) /* Disable Dropping of TCP/IP checksum error frames */
#define ETH_DMAOMR_RSF ((uint32_t)0x02000000) /* Receive store and forward */
#define ETH_DMAOMR_DFRF ((uint32_t)0x01000000) /* Disable flushing of received frames */
#define ETH_DMAOMR_TSF ((uint32_t)0x00200000) /* Transmit store and forward */
#define ETH_DMAOMR_FTF ((uint32_t)0x00100000) /* Flush transmit FIFO */
#define ETH_DMAOMR_TTC ((uint32_t)0x0001C000) /* Transmit threshold control */
#define ETH_DMAOMR_TTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Transmit FIFO is 64 Bytes */
#define ETH_DMAOMR_TTC_128Bytes ((uint32_t)0x00004000) /* threshold level of the MTL Transmit FIFO is 128 Bytes */
#define ETH_DMAOMR_TTC_192Bytes ((uint32_t)0x00008000) /* threshold level of the MTL Transmit FIFO is 192 Bytes */
#define ETH_DMAOMR_TTC_256Bytes ((uint32_t)0x0000C000) /* threshold level of the MTL Transmit FIFO is 256 Bytes */
#define ETH_DMAOMR_TTC_40Bytes ((uint32_t)0x00010000) /* threshold level of the MTL Transmit FIFO is 40 Bytes */
#define ETH_DMAOMR_TTC_32Bytes ((uint32_t)0x00014000) /* threshold level of the MTL Transmit FIFO is 32 Bytes */
#define ETH_DMAOMR_TTC_24Bytes ((uint32_t)0x00018000) /* threshold level of the MTL Transmit FIFO is 24 Bytes */
#define ETH_DMAOMR_TTC_16Bytes ((uint32_t)0x0001C000) /* threshold level of the MTL Transmit FIFO is 16 Bytes */
#define ETH_DMAOMR_ST ((uint32_t)0x00002000) /* Start/stop transmission command */
#define ETH_DMAOMR_FEF ((uint32_t)0x00000080) /* Forward error frames */
#define ETH_DMAOMR_FUGF ((uint32_t)0x00000040) /* Forward undersized good frames */
#define ETH_DMAOMR_RTC ((uint32_t)0x00000018) /* receive threshold control */
#define ETH_DMAOMR_RTC_64Bytes ((uint32_t)0x00000000) /* threshold level of the MTL Receive FIFO is 64 Bytes */
#define ETH_DMAOMR_RTC_32Bytes ((uint32_t)0x00000008) /* threshold level of the MTL Receive FIFO is 32 Bytes */
#define ETH_DMAOMR_RTC_96Bytes ((uint32_t)0x00000010) /* threshold level of the MTL Receive FIFO is 96 Bytes */
#define ETH_DMAOMR_RTC_128Bytes ((uint32_t)0x00000018) /* threshold level of the MTL Receive FIFO is 128 Bytes */
#define ETH_DMAOMR_OSF ((uint32_t)0x00000004) /* operate on second frame */
#define ETH_DMAOMR_SR ((uint32_t)0x00000002) /* Start/stop receive */
/* Bit definition for Ethernet DMA Interrupt Enable Register */
#define ETH_DMAIER_NISE ((uint32_t)0x00010000) /* Normal interrupt summary enable */
#define ETH_DMAIER_AISE ((uint32_t)0x00008000) /* Abnormal interrupt summary enable */
#define ETH_DMAIER_ERIE ((uint32_t)0x00004000) /* Early receive interrupt enable */
#define ETH_DMAIER_FBEIE ((uint32_t)0x00002000) /* Fatal bus error interrupt enable */
#define ETH_DMAIER_ETIE ((uint32_t)0x00000400) /* Early transmit interrupt enable */
#define ETH_DMAIER_RWTIE ((uint32_t)0x00000200) /* Receive watchdog timeout interrupt enable */
#define ETH_DMAIER_RPSIE ((uint32_t)0x00000100) /* Receive process stopped interrupt enable */
#define ETH_DMAIER_RBUIE ((uint32_t)0x00000080) /* Receive buffer unavailable interrupt enable */
#define ETH_DMAIER_RIE ((uint32_t)0x00000040) /* Receive interrupt enable */
#define ETH_DMAIER_TUIE ((uint32_t)0x00000020) /* Transmit Underflow interrupt enable */
#define ETH_DMAIER_ROIE ((uint32_t)0x00000010) /* Receive Overflow interrupt enable */
#define ETH_DMAIER_TJTIE ((uint32_t)0x00000008) /* Transmit jabber timeout interrupt enable */
#define ETH_DMAIER_TBUIE ((uint32_t)0x00000004) /* Transmit buffer unavailable interrupt enable */
#define ETH_DMAIER_TPSIE ((uint32_t)0x00000002) /* Transmit process stopped interrupt enable */
#define ETH_DMAIER_TIE ((uint32_t)0x00000001) /* Transmit interrupt enable */
/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */
#define ETH_DMAMFBOCR_OFOC ((uint32_t)0x10000000) /* Overflow bit for FIFO overflow counter */
#define ETH_DMAMFBOCR_MFA ((uint32_t)0x0FFE0000) /* Number of frames missed by the application */
#define ETH_DMAMFBOCR_OMFC ((uint32_t)0x00010000) /* Overflow bit for missed frame counter */
#define ETH_DMAMFBOCR_MFC ((uint32_t)0x0000FFFF) /* Number of frames missed by the controller */
/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */
#define ETH_DMACHTDR_HTDAP ((uint32_t)0xFFFFFFFF) /* Host transmit descriptor address pointer */
/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */
#define ETH_DMACHRDR_HRDAP ((uint32_t)0xFFFFFFFF) /* Host receive descriptor address pointer */
/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */
#define ETH_DMACHTBAR_HTBAP ((uint32_t)0xFFFFFFFF) /* Host transmit buffer address pointer */
/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */
#define ETH_DMACHRBAR_HRBAP ((uint32_t)0xFFFFFFFF) /* Host receive buffer address pointer */
#endif /* STM32F10X_CL */
/**
* @}
*/
/**
* @}
*/
#ifdef USE_STDPERIPH_DRIVER
#include "stm32f10x_conf.h"
#endif
/** @addtogroup Exported_macro
* @{
*/
#define SET_BIT(REG, BIT) ((REG) |= (BIT))
#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
#define READ_BIT(REG, BIT) ((REG) & (BIT))
#define CLEAR_REG(REG) ((REG) = (0x0))
#define WRITE_REG(REG, VAL) ((REG) = (VAL))
#define READ_REG(REG) ((REG))
#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* __STM32F10x_H */
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/stm32f10x_gpio.c
0,0 → 1,647
/**
******************************************************************************
* @file stm32f10x_gpio.c
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief This file provides all the GPIO firmware functions.
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x_gpio.h"
#include "stm32f10x_rcc.h"
/** @addtogroup STM32F10x_StdPeriph_Driver
* @{
*/
/** @defgroup GPIO
* @brief GPIO driver modules
* @{
*/
/** @defgroup GPIO_Private_TypesDefinitions
* @{
*/
/**
* @}
*/
/** @defgroup GPIO_Private_Defines
* @{
*/
/* ------------ RCC registers bit address in the alias region ----------------*/
#define AFIO_OFFSET (AFIO_BASE - PERIPH_BASE)
/* --- EVENTCR Register -----*/
/* Alias word address of EVOE bit */
#define EVCR_OFFSET (AFIO_OFFSET + 0x00)
#define EVOE_BitNumber ((uint8_t)0x07)
#define EVCR_EVOE_BB (PERIPH_BB_BASE + (EVCR_OFFSET * 32) + (EVOE_BitNumber * 4))
/* --- MAPR Register ---*/
/* Alias word address of MII_RMII_SEL bit */
#define MAPR_OFFSET (AFIO_OFFSET + 0x04)
#define MII_RMII_SEL_BitNumber ((u8)0x17)
#define MAPR_MII_RMII_SEL_BB (PERIPH_BB_BASE + (MAPR_OFFSET * 32) + (MII_RMII_SEL_BitNumber * 4))
#define EVCR_PORTPINCONFIG_MASK ((uint16_t)0xFF80)
#define LSB_MASK ((uint16_t)0xFFFF)
#define DBGAFR_POSITION_MASK ((uint32_t)0x000F0000)
#define DBGAFR_SWJCFG_MASK ((uint32_t)0xF0FFFFFF)
#define DBGAFR_LOCATION_MASK ((uint32_t)0x00200000)
#define DBGAFR_NUMBITS_MASK ((uint32_t)0x00100000)
/**
* @}
*/
/** @defgroup GPIO_Private_Macros
* @{
*/
/**
* @}
*/
/** @defgroup GPIO_Private_Variables
* @{
*/
/**
* @}
*/
/** @defgroup GPIO_Private_FunctionPrototypes
* @{
*/
/**
* @}
*/
/** @defgroup GPIO_Private_Functions
* @{
*/
/**
* @brief Deinitializes the GPIOx peripheral registers to their default reset values.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @retval None
*/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
if (GPIOx == GPIOA)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
}
else if (GPIOx == GPIOB)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
}
else if (GPIOx == GPIOC)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
}
else if (GPIOx == GPIOD)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
}
else if (GPIOx == GPIOE)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
}
else if (GPIOx == GPIOF)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
}
else
{
if (GPIOx == GPIOG)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
}
}
}
/**
* @brief Deinitializes the Alternate Functions (remap, event control
* and EXTI configuration) registers to their default reset values.
* @param None
* @retval None
*/
void GPIO_AFIODeInit(void)
{
RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
/**
* @brief Initializes the GPIOx peripheral according to the specified
* parameters in the GPIO_InitStruct.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
* contains the configuration information for the specified GPIO peripheral.
* @retval None
*/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
uint32_t tmpreg = 0x00, pinmask = 0x00;
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));
/*---------------------------- GPIO Mode Configuration -----------------------*/
currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
{
/* Check the parameters */
assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
/* Output mode */
currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
}
/*---------------------------- GPIO CRL Configuration ------------------------*/
/* Configure the eight low port pins */
if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
{
tmpreg = GPIOx->CRL;
for (pinpos = 0x00; pinpos < 0x08; pinpos++)
{
pos = ((uint32_t)0x01) << pinpos;
/* Get the port pins position */
currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
if (currentpin == pos)
{
pos = pinpos << 2;
/* Clear the corresponding low control register bits */
pinmask = ((uint32_t)0x0F) << pos;
tmpreg &= ~pinmask;
/* Write the mode configuration in the corresponding bits */
tmpreg |= (currentmode << pos);
/* Reset the corresponding ODR bit */
if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
{
GPIOx->BRR = (((uint32_t)0x01) << pinpos);
}
else
{
/* Set the corresponding ODR bit */
if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
{
GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
}
}
}
}
GPIOx->CRL = tmpreg;
}
/*---------------------------- GPIO CRH Configuration ------------------------*/
/* Configure the eight high port pins */
if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
{
tmpreg = GPIOx->CRH;
for (pinpos = 0x00; pinpos < 0x08; pinpos++)
{
pos = (((uint32_t)0x01) << (pinpos + 0x08));
/* Get the port pins position */
currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
if (currentpin == pos)
{
pos = pinpos << 2;
/* Clear the corresponding high control register bits */
pinmask = ((uint32_t)0x0F) << pos;
tmpreg &= ~pinmask;
/* Write the mode configuration in the corresponding bits */
tmpreg |= (currentmode << pos);
/* Reset the corresponding ODR bit */
if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
{
GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
}
/* Set the corresponding ODR bit */
if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
{
GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
}
}
}
GPIOx->CRH = tmpreg;
}
}
/**
* @brief Fills each GPIO_InitStruct member with its default value.
* @param GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
* be initialized.
* @retval None
*/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
/* Reset GPIO init structure parameters values */
GPIO_InitStruct->GPIO_Pin = GPIO_Pin_All;
GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
}
/**
* @brief Reads the specified input port pin.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param GPIO_Pin: specifies the port bit to read.
* This parameter can be GPIO_Pin_x where x can be (0..15).
* @retval The input port pin value.
*/
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
uint8_t bitstatus = 0x00;
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
{
bitstatus = (uint8_t)Bit_SET;
}
else
{
bitstatus = (uint8_t)Bit_RESET;
}
return bitstatus;
}
/**
* @brief Reads the specified GPIO input data port.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @retval GPIO input data port value.
*/
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
return ((uint16_t)GPIOx->IDR);
}
/**
* @brief Reads the specified output data port bit.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param GPIO_Pin: specifies the port bit to read.
* This parameter can be GPIO_Pin_x where x can be (0..15).
* @retval The output port pin value.
*/
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
uint8_t bitstatus = 0x00;
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
{
bitstatus = (uint8_t)Bit_SET;
}
else
{
bitstatus = (uint8_t)Bit_RESET;
}
return bitstatus;
}
/**
* @brief Reads the specified GPIO output data port.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @retval GPIO output data port value.
*/
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
return ((uint16_t)GPIOx->ODR);
}
/**
* @brief Sets the selected data port bits.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param GPIO_Pin: specifies the port bits to be written.
* This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
* @retval None
*/
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
assert_param(IS_GPIO_PIN(GPIO_Pin));
GPIOx->BSRR = GPIO_Pin;
}
/**
* @brief Clears the selected data port bits.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param GPIO_Pin: specifies the port bits to be written.
* This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
* @retval None
*/
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
assert_param(IS_GPIO_PIN(GPIO_Pin));
GPIOx->BRR = GPIO_Pin;
}
/**
* @brief Sets or clears the selected data port bit.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param GPIO_Pin: specifies the port bit to be written.
* This parameter can be one of GPIO_Pin_x where x can be (0..15).
* @param BitVal: specifies the value to be written to the selected bit.
* This parameter can be one of the BitAction enum values:
* @arg Bit_RESET: to clear the port pin
* @arg Bit_SET: to set the port pin
* @retval None
*/
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
assert_param(IS_GPIO_BIT_ACTION(BitVal));
if (BitVal != Bit_RESET)
{
GPIOx->BSRR = GPIO_Pin;
}
else
{
GPIOx->BRR = GPIO_Pin;
}
}
/**
* @brief Writes data to the specified GPIO data port.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param PortVal: specifies the value to be written to the port output data register.
* @retval None
*/
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
GPIOx->ODR = PortVal;
}
/**
* @brief Locks GPIO Pins configuration registers.
* @param GPIOx: where x can be (A..G) to select the GPIO peripheral.
* @param GPIO_Pin: specifies the port bit to be written.
* This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
* @retval None
*/
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
uint32_t tmp = 0x00010000;
/* Check the parameters */
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
assert_param(IS_GPIO_PIN(GPIO_Pin));
tmp |= GPIO_Pin;
/* Set LCKK bit */
GPIOx->LCKR = tmp;
/* Reset LCKK bit */
GPIOx->LCKR = GPIO_Pin;
/* Set LCKK bit */
GPIOx->LCKR = tmp;
/* Read LCKK bit*/
tmp = GPIOx->LCKR;
/* Read LCKK bit*/
tmp = GPIOx->LCKR;
}
/**
* @brief Selects the GPIO pin used as Event output.
* @param GPIO_PortSource: selects the GPIO port to be used as source
* for Event output.
* This parameter can be GPIO_PortSourceGPIOx where x can be (A..E).
* @param GPIO_PinSource: specifies the pin for the Event output.
* This parameter can be GPIO_PinSourcex where x can be (0..15).
* @retval None
*/
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
uint32_t tmpreg = 0x00;
/* Check the parameters */
assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
tmpreg = AFIO->EVCR;
/* Clear the PORT[6:4] and PIN[3:0] bits */
tmpreg &= EVCR_PORTPINCONFIG_MASK;
tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
tmpreg |= GPIO_PinSource;
AFIO->EVCR = tmpreg;
}
/**
* @brief Enables or disables the Event Output.
* @param NewState: new state of the Event output.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void GPIO_EventOutputCmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
}
/**
* @brief Changes the mapping of the specified pin.
* @param GPIO_Remap: selects the pin to remap.
* This parameter can be one of the following values:
* @arg GPIO_Remap_SPI1 : SPI1 Alternate Function mapping
* @arg GPIO_Remap_I2C1 : I2C1 Alternate Function mapping
* @arg GPIO_Remap_USART1 : USART1 Alternate Function mapping
* @arg GPIO_Remap_USART2 : USART2 Alternate Function mapping
* @arg GPIO_PartialRemap_USART3 : USART3 Partial Alternate Function mapping
* @arg GPIO_FullRemap_USART3 : USART3 Full Alternate Function mapping
* @arg GPIO_PartialRemap_TIM1 : TIM1 Partial Alternate Function mapping
* @arg GPIO_FullRemap_TIM1 : TIM1 Full Alternate Function mapping
* @arg GPIO_PartialRemap1_TIM2 : TIM2 Partial1 Alternate Function mapping
* @arg GPIO_PartialRemap2_TIM2 : TIM2 Partial2 Alternate Function mapping
* @arg GPIO_FullRemap_TIM2 : TIM2 Full Alternate Function mapping
* @arg GPIO_PartialRemap_TIM3 : TIM3 Partial Alternate Function mapping
* @arg GPIO_FullRemap_TIM3 : TIM3 Full Alternate Function mapping
* @arg GPIO_Remap_TIM4 : TIM4 Alternate Function mapping
* @arg GPIO_Remap1_CAN1 : CAN1 Alternate Function mapping
* @arg GPIO_Remap2_CAN1 : CAN1 Alternate Function mapping
* @arg GPIO_Remap_PD01 : PD01 Alternate Function mapping
* @arg GPIO_Remap_TIM5CH4_LSI : LSI connected to TIM5 Channel4 input capture for calibration
* @arg GPIO_Remap_ADC1_ETRGINJ : ADC1 External Trigger Injected Conversion remapping
* @arg GPIO_Remap_ADC1_ETRGREG : ADC1 External Trigger Regular Conversion remapping
* @arg GPIO_Remap_ADC2_ETRGINJ : ADC2 External Trigger Injected Conversion remapping
* @arg GPIO_Remap_ADC2_ETRGREG : ADC2 External Trigger Regular Conversion remapping
* @arg GPIO_Remap_ETH : Ethernet remapping (only for Connectivity line devices)
* @arg GPIO_Remap_CAN2 : CAN2 remapping (only for Connectivity line devices)
* @arg GPIO_Remap_SWJ_NoJTRST : Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST
* @arg GPIO_Remap_SWJ_JTAGDisable : JTAG-DP Disabled and SW-DP Enabled
* @arg GPIO_Remap_SWJ_Disable : Full SWJ Disabled (JTAG-DP + SW-DP)
* @arg GPIO_Remap_SPI3 : SPI3/I2S3 Alternate Function mapping (only for Connectivity line devices)
* @arg GPIO_Remap_TIM2ITR1_PTP_SOF : Ethernet PTP output or USB OTG SOF (Start of Frame) connected
* to TIM2 Internal Trigger 1 for calibration (only for Connectivity line devices)
* If the GPIO_Remap_TIM2ITR1_PTP_SOF is enabled the TIM2 ITR1 is connected to
* Ethernet PTP output. When Reset TIM2 ITR1 is connected to USB OTG SOF output.
* @arg GPIO_Remap_PTP_PPS : Ethernet MAC PPS_PTS output on PB05 (only for Connectivity line devices)
* @arg GPIO_Remap_TIM15 : TIM15 Alternate Function mapping (only for Value line devices)
* @arg GPIO_Remap_TIM16 : TIM16 Alternate Function mapping (only for Value line devices)
* @arg GPIO_Remap_TIM17 : TIM17 Alternate Function mapping (only for Value line devices)
* @arg GPIO_Remap_CEC : CEC Alternate Function mapping (only for Value line devices)
* @arg GPIO_Remap_TIM1_DMA : TIM1 DMA requests mapping (only for Value line devices)
* @arg GPIO_Remap_TIM9 : TIM9 Alternate Function mapping (only for XL-density devices)
* @arg GPIO_Remap_TIM10 : TIM10 Alternate Function mapping (only for XL-density devices)
* @arg GPIO_Remap_TIM11 : TIM11 Alternate Function mapping (only for XL-density devices)
* @arg GPIO_Remap_TIM13 : TIM13 Alternate Function mapping (only for High density Value line and XL-density devices)
* @arg GPIO_Remap_TIM14 : TIM14 Alternate Function mapping (only for High density Value line and XL-density devices)
* @arg GPIO_Remap_FSMC_NADV : FSMC_NADV Alternate Function mapping (only for High density Value line and XL-density devices)
* @arg GPIO_Remap_TIM67_DAC_DMA : TIM6/TIM7 and DAC DMA requests remapping (only for High density Value line devices)
* @arg GPIO_Remap_TIM12 : TIM12 Alternate Function mapping (only for High density Value line devices)
* @arg GPIO_Remap_MISC : Miscellaneous Remap (DMA2 Channel5 Position and DAC Trigger remapping,
* only for High density Value line devices)
* @param NewState: new state of the port pin remapping.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
/* Check the parameters */
assert_param(IS_GPIO_REMAP(GPIO_Remap));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if((GPIO_Remap & 0x80000000) == 0x80000000)
{
tmpreg = AFIO->MAPR2;
}
else
{
tmpreg = AFIO->MAPR;
}
tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
tmp = GPIO_Remap & LSB_MASK;
if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
{
tmpreg &= DBGAFR_SWJCFG_MASK;
AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
}
else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
{
tmp1 = ((uint32_t)0x03) << tmpmask;
tmpreg &= ~tmp1;
tmpreg |= ~DBGAFR_SWJCFG_MASK;
}
else
{
tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
tmpreg |= ~DBGAFR_SWJCFG_MASK;
}
if (NewState != DISABLE)
{
tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
}
if((GPIO_Remap & 0x80000000) == 0x80000000)
{
AFIO->MAPR2 = tmpreg;
}
else
{
AFIO->MAPR = tmpreg;
}
}
/**
* @brief Selects the GPIO pin used as EXTI Line.
* @param GPIO_PortSource: selects the GPIO port to be used as source for EXTI lines.
* This parameter can be GPIO_PortSourceGPIOx where x can be (A..G).
* @param GPIO_PinSource: specifies the EXTI line to be configured.
* This parameter can be GPIO_PinSourcex where x can be (0..15).
* @retval None
*/
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
uint32_t tmp = 0x00;
/* Check the parameters */
assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
}
/**
* @brief Selects the Ethernet media interface.
* @note This function applies only to STM32 Connectivity line devices.
* @param GPIO_ETH_MediaInterface: specifies the Media Interface mode.
* This parameter can be one of the following values:
* @arg GPIO_ETH_MediaInterface_MII: MII mode
* @arg GPIO_ETH_MediaInterface_RMII: RMII mode
* @retval None
*/
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface)
{
assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface));
/* Configure MII_RMII selection bit */
*(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface;
}
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/stm32f10x_gpio.h
0,0 → 1,384
/**
******************************************************************************
* @file stm32f10x_gpio.h
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief This file contains all the functions prototypes for the GPIO
* firmware library.
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F10x_GPIO_H
#define __STM32F10x_GPIO_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x.h"
/** @addtogroup STM32F10x_StdPeriph_Driver
* @{
*/
/** @addtogroup GPIO
* @{
*/
/** @defgroup GPIO_Exported_Types
* @{
*/
#define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \
((PERIPH) == GPIOB) || \
((PERIPH) == GPIOC) || \
((PERIPH) == GPIOD) || \
((PERIPH) == GPIOE) || \
((PERIPH) == GPIOF) || \
((PERIPH) == GPIOG))
/**
* @brief Output Maximum frequency selection
*/
typedef enum
{
GPIO_Speed_10MHz = 1,
GPIO_Speed_2MHz,
GPIO_Speed_50MHz
}GPIOSpeed_TypeDef;
#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_10MHz) || ((SPEED) == GPIO_Speed_2MHz) || \
((SPEED) == GPIO_Speed_50MHz))
/**
* @brief Configuration Mode enumeration
*/
typedef enum
{ GPIO_Mode_AIN = 0x0,
GPIO_Mode_IN_FLOATING = 0x04,
GPIO_Mode_IPD = 0x28,
GPIO_Mode_IPU = 0x48,
GPIO_Mode_Out_OD = 0x14,
GPIO_Mode_Out_PP = 0x10,
GPIO_Mode_AF_OD = 0x1C,
GPIO_Mode_AF_PP = 0x18
}GPIOMode_TypeDef;
#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_AIN) || ((MODE) == GPIO_Mode_IN_FLOATING) || \
((MODE) == GPIO_Mode_IPD) || ((MODE) == GPIO_Mode_IPU) || \
((MODE) == GPIO_Mode_Out_OD) || ((MODE) == GPIO_Mode_Out_PP) || \
((MODE) == GPIO_Mode_AF_OD) || ((MODE) == GPIO_Mode_AF_PP))
/**
* @brief GPIO Init structure definition
*/
typedef struct
{
uint16_t GPIO_Pin; /*!< Specifies the GPIO pins to be configured.
This parameter can be any value of @ref GPIO_pins_define */
GPIOSpeed_TypeDef GPIO_Speed; /*!< Specifies the speed for the selected pins.
This parameter can be a value of @ref GPIOSpeed_TypeDef */
GPIOMode_TypeDef GPIO_Mode; /*!< Specifies the operating mode for the selected pins.
This parameter can be a value of @ref GPIOMode_TypeDef */
}GPIO_InitTypeDef;
/**
* @brief Bit_SET and Bit_RESET enumeration
*/
typedef enum
{ Bit_RESET = 0,
Bit_SET
}BitAction;
#define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
/**
* @}
*/
/** @defgroup GPIO_Exported_Constants
* @{
*/
/** @defgroup GPIO_pins_define
* @{
*/
#define GPIO_Pin_0 ((uint16_t)0x0001) /*!< Pin 0 selected */
#define GPIO_Pin_1 ((uint16_t)0x0002) /*!< Pin 1 selected */
#define GPIO_Pin_2 ((uint16_t)0x0004) /*!< Pin 2 selected */
#define GPIO_Pin_3 ((uint16_t)0x0008) /*!< Pin 3 selected */
#define GPIO_Pin_4 ((uint16_t)0x0010) /*!< Pin 4 selected */
#define GPIO_Pin_5 ((uint16_t)0x0020) /*!< Pin 5 selected */
#define GPIO_Pin_6 ((uint16_t)0x0040) /*!< Pin 6 selected */
#define GPIO_Pin_7 ((uint16_t)0x0080) /*!< Pin 7 selected */
#define GPIO_Pin_8 ((uint16_t)0x0100) /*!< Pin 8 selected */
#define GPIO_Pin_9 ((uint16_t)0x0200) /*!< Pin 9 selected */
#define GPIO_Pin_10 ((uint16_t)0x0400) /*!< Pin 10 selected */
#define GPIO_Pin_11 ((uint16_t)0x0800) /*!< Pin 11 selected */
#define GPIO_Pin_12 ((uint16_t)0x1000) /*!< Pin 12 selected */
#define GPIO_Pin_13 ((uint16_t)0x2000) /*!< Pin 13 selected */
#define GPIO_Pin_14 ((uint16_t)0x4000) /*!< Pin 14 selected */
#define GPIO_Pin_15 ((uint16_t)0x8000) /*!< Pin 15 selected */
#define GPIO_Pin_All ((uint16_t)0xFFFF) /*!< All pins selected */
#define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00))
#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \
((PIN) == GPIO_Pin_1) || \
((PIN) == GPIO_Pin_2) || \
((PIN) == GPIO_Pin_3) || \
((PIN) == GPIO_Pin_4) || \
((PIN) == GPIO_Pin_5) || \
((PIN) == GPIO_Pin_6) || \
((PIN) == GPIO_Pin_7) || \
((PIN) == GPIO_Pin_8) || \
((PIN) == GPIO_Pin_9) || \
((PIN) == GPIO_Pin_10) || \
((PIN) == GPIO_Pin_11) || \
((PIN) == GPIO_Pin_12) || \
((PIN) == GPIO_Pin_13) || \
((PIN) == GPIO_Pin_14) || \
((PIN) == GPIO_Pin_15))
/**
* @}
*/
/** @defgroup GPIO_Remap_define
* @{
*/
#define GPIO_Remap_SPI1 ((uint32_t)0x00000001) /*!< SPI1 Alternate Function mapping */
#define GPIO_Remap_I2C1 ((uint32_t)0x00000002) /*!< I2C1 Alternate Function mapping */
#define GPIO_Remap_USART1 ((uint32_t)0x00000004) /*!< USART1 Alternate Function mapping */
#define GPIO_Remap_USART2 ((uint32_t)0x00000008) /*!< USART2 Alternate Function mapping */
#define GPIO_PartialRemap_USART3 ((uint32_t)0x00140010) /*!< USART3 Partial Alternate Function mapping */
#define GPIO_FullRemap_USART3 ((uint32_t)0x00140030) /*!< USART3 Full Alternate Function mapping */
#define GPIO_PartialRemap_TIM1 ((uint32_t)0x00160040) /*!< TIM1 Partial Alternate Function mapping */
#define GPIO_FullRemap_TIM1 ((uint32_t)0x001600C0) /*!< TIM1 Full Alternate Function mapping */
#define GPIO_PartialRemap1_TIM2 ((uint32_t)0x00180100) /*!< TIM2 Partial1 Alternate Function mapping */
#define GPIO_PartialRemap2_TIM2 ((uint32_t)0x00180200) /*!< TIM2 Partial2 Alternate Function mapping */
#define GPIO_FullRemap_TIM2 ((uint32_t)0x00180300) /*!< TIM2 Full Alternate Function mapping */
#define GPIO_PartialRemap_TIM3 ((uint32_t)0x001A0800) /*!< TIM3 Partial Alternate Function mapping */
#define GPIO_FullRemap_TIM3 ((uint32_t)0x001A0C00) /*!< TIM3 Full Alternate Function mapping */
#define GPIO_Remap_TIM4 ((uint32_t)0x00001000) /*!< TIM4 Alternate Function mapping */
#define GPIO_Remap1_CAN1 ((uint32_t)0x001D4000) /*!< CAN1 Alternate Function mapping */
#define GPIO_Remap2_CAN1 ((uint32_t)0x001D6000) /*!< CAN1 Alternate Function mapping */
#define GPIO_Remap_PD01 ((uint32_t)0x00008000) /*!< PD01 Alternate Function mapping */
#define GPIO_Remap_TIM5CH4_LSI ((uint32_t)0x00200001) /*!< LSI connected to TIM5 Channel4 input capture for calibration */
#define GPIO_Remap_ADC1_ETRGINJ ((uint32_t)0x00200002) /*!< ADC1 External Trigger Injected Conversion remapping */
#define GPIO_Remap_ADC1_ETRGREG ((uint32_t)0x00200004) /*!< ADC1 External Trigger Regular Conversion remapping */
#define GPIO_Remap_ADC2_ETRGINJ ((uint32_t)0x00200008) /*!< ADC2 External Trigger Injected Conversion remapping */
#define GPIO_Remap_ADC2_ETRGREG ((uint32_t)0x00200010) /*!< ADC2 External Trigger Regular Conversion remapping */
#define GPIO_Remap_ETH ((uint32_t)0x00200020) /*!< Ethernet remapping (only for Connectivity line devices) */
#define GPIO_Remap_CAN2 ((uint32_t)0x00200040) /*!< CAN2 remapping (only for Connectivity line devices) */
#define GPIO_Remap_SWJ_NoJTRST ((uint32_t)0x00300100) /*!< Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST */
#define GPIO_Remap_SWJ_JTAGDisable ((uint32_t)0x00300200) /*!< JTAG-DP Disabled and SW-DP Enabled */
#define GPIO_Remap_SWJ_Disable ((uint32_t)0x00300400) /*!< Full SWJ Disabled (JTAG-DP + SW-DP) */
#define GPIO_Remap_SPI3 ((uint32_t)0x00201000) /*!< SPI3/I2S3 Alternate Function mapping (only for Connectivity line devices) */
#define GPIO_Remap_TIM2ITR1_PTP_SOF ((uint32_t)0x00202000) /*!< Ethernet PTP output or USB OTG SOF (Start of Frame) connected
to TIM2 Internal Trigger 1 for calibration
(only for Connectivity line devices) */
#define GPIO_Remap_PTP_PPS ((uint32_t)0x00204000) /*!< Ethernet MAC PPS_PTS output on PB05 (only for Connectivity line devices) */
#define GPIO_Remap_TIM15 ((uint32_t)0x80000001) /*!< TIM15 Alternate Function mapping (only for Value line devices) */
#define GPIO_Remap_TIM16 ((uint32_t)0x80000002) /*!< TIM16 Alternate Function mapping (only for Value line devices) */
#define GPIO_Remap_TIM17 ((uint32_t)0x80000004) /*!< TIM17 Alternate Function mapping (only for Value line devices) */
#define GPIO_Remap_CEC ((uint32_t)0x80000008) /*!< CEC Alternate Function mapping (only for Value line devices) */
#define GPIO_Remap_TIM1_DMA ((uint32_t)0x80000010) /*!< TIM1 DMA requests mapping (only for Value line devices) */
#define GPIO_Remap_TIM9 ((uint32_t)0x80000020) /*!< TIM9 Alternate Function mapping (only for XL-density devices) */
#define GPIO_Remap_TIM10 ((uint32_t)0x80000040) /*!< TIM10 Alternate Function mapping (only for XL-density devices) */
#define GPIO_Remap_TIM11 ((uint32_t)0x80000080) /*!< TIM11 Alternate Function mapping (only for XL-density devices) */
#define GPIO_Remap_TIM13 ((uint32_t)0x80000100) /*!< TIM13 Alternate Function mapping (only for High density Value line and XL-density devices) */
#define GPIO_Remap_TIM14 ((uint32_t)0x80000200) /*!< TIM14 Alternate Function mapping (only for High density Value line and XL-density devices) */
#define GPIO_Remap_FSMC_NADV ((uint32_t)0x80000400) /*!< FSMC_NADV Alternate Function mapping (only for High density Value line and XL-density devices) */
#define GPIO_Remap_TIM67_DAC_DMA ((uint32_t)0x80000800) /*!< TIM6/TIM7 and DAC DMA requests remapping (only for High density Value line devices) */
#define GPIO_Remap_TIM12 ((uint32_t)0x80001000) /*!< TIM12 Alternate Function mapping (only for High density Value line devices) */
#define GPIO_Remap_MISC ((uint32_t)0x80002000) /*!< Miscellaneous Remap (DMA2 Channel5 Position and DAC Trigger remapping,
only for High density Value line devices) */
#define IS_GPIO_REMAP(REMAP) (((REMAP) == GPIO_Remap_SPI1) || ((REMAP) == GPIO_Remap_I2C1) || \
((REMAP) == GPIO_Remap_USART1) || ((REMAP) == GPIO_Remap_USART2) || \
((REMAP) == GPIO_PartialRemap_USART3) || ((REMAP) == GPIO_FullRemap_USART3) || \
((REMAP) == GPIO_PartialRemap_TIM1) || ((REMAP) == GPIO_FullRemap_TIM1) || \
((REMAP) == GPIO_PartialRemap1_TIM2) || ((REMAP) == GPIO_PartialRemap2_TIM2) || \
((REMAP) == GPIO_FullRemap_TIM2) || ((REMAP) == GPIO_PartialRemap_TIM3) || \
((REMAP) == GPIO_FullRemap_TIM3) || ((REMAP) == GPIO_Remap_TIM4) || \
((REMAP) == GPIO_Remap1_CAN1) || ((REMAP) == GPIO_Remap2_CAN1) || \
((REMAP) == GPIO_Remap_PD01) || ((REMAP) == GPIO_Remap_TIM5CH4_LSI) || \
((REMAP) == GPIO_Remap_ADC1_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC1_ETRGREG) || \
((REMAP) == GPIO_Remap_ADC2_ETRGINJ) ||((REMAP) == GPIO_Remap_ADC2_ETRGREG) || \
((REMAP) == GPIO_Remap_ETH) ||((REMAP) == GPIO_Remap_CAN2) || \
((REMAP) == GPIO_Remap_SWJ_NoJTRST) || ((REMAP) == GPIO_Remap_SWJ_JTAGDisable) || \
((REMAP) == GPIO_Remap_SWJ_Disable)|| ((REMAP) == GPIO_Remap_SPI3) || \
((REMAP) == GPIO_Remap_TIM2ITR1_PTP_SOF) || ((REMAP) == GPIO_Remap_PTP_PPS) || \
((REMAP) == GPIO_Remap_TIM15) || ((REMAP) == GPIO_Remap_TIM16) || \
((REMAP) == GPIO_Remap_TIM17) || ((REMAP) == GPIO_Remap_CEC) || \
((REMAP) == GPIO_Remap_TIM1_DMA) || ((REMAP) == GPIO_Remap_TIM9) || \
((REMAP) == GPIO_Remap_TIM10) || ((REMAP) == GPIO_Remap_TIM11) || \
((REMAP) == GPIO_Remap_TIM13) || ((REMAP) == GPIO_Remap_TIM14) || \
((REMAP) == GPIO_Remap_FSMC_NADV) || ((REMAP) == GPIO_Remap_TIM67_DAC_DMA) || \
((REMAP) == GPIO_Remap_TIM12) || ((REMAP) == GPIO_Remap_MISC))
/**
* @}
*/
/** @defgroup GPIO_Port_Sources
* @{
*/
#define GPIO_PortSourceGPIOA ((uint8_t)0x00)
#define GPIO_PortSourceGPIOB ((uint8_t)0x01)
#define GPIO_PortSourceGPIOC ((uint8_t)0x02)
#define GPIO_PortSourceGPIOD ((uint8_t)0x03)
#define GPIO_PortSourceGPIOE ((uint8_t)0x04)
#define GPIO_PortSourceGPIOF ((uint8_t)0x05)
#define GPIO_PortSourceGPIOG ((uint8_t)0x06)
#define IS_GPIO_EVENTOUT_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || \
((PORTSOURCE) == GPIO_PortSourceGPIOB) || \
((PORTSOURCE) == GPIO_PortSourceGPIOC) || \
((PORTSOURCE) == GPIO_PortSourceGPIOD) || \
((PORTSOURCE) == GPIO_PortSourceGPIOE))
#define IS_GPIO_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == GPIO_PortSourceGPIOA) || \
((PORTSOURCE) == GPIO_PortSourceGPIOB) || \
((PORTSOURCE) == GPIO_PortSourceGPIOC) || \
((PORTSOURCE) == GPIO_PortSourceGPIOD) || \
((PORTSOURCE) == GPIO_PortSourceGPIOE) || \
((PORTSOURCE) == GPIO_PortSourceGPIOF) || \
((PORTSOURCE) == GPIO_PortSourceGPIOG))
/**
* @}
*/
/** @defgroup GPIO_Pin_sources
* @{
*/
#define GPIO_PinSource0 ((uint8_t)0x00)
#define GPIO_PinSource1 ((uint8_t)0x01)
#define GPIO_PinSource2 ((uint8_t)0x02)
#define GPIO_PinSource3 ((uint8_t)0x03)
#define GPIO_PinSource4 ((uint8_t)0x04)
#define GPIO_PinSource5 ((uint8_t)0x05)
#define GPIO_PinSource6 ((uint8_t)0x06)
#define GPIO_PinSource7 ((uint8_t)0x07)
#define GPIO_PinSource8 ((uint8_t)0x08)
#define GPIO_PinSource9 ((uint8_t)0x09)
#define GPIO_PinSource10 ((uint8_t)0x0A)
#define GPIO_PinSource11 ((uint8_t)0x0B)
#define GPIO_PinSource12 ((uint8_t)0x0C)
#define GPIO_PinSource13 ((uint8_t)0x0D)
#define GPIO_PinSource14 ((uint8_t)0x0E)
#define GPIO_PinSource15 ((uint8_t)0x0F)
#define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || \
((PINSOURCE) == GPIO_PinSource1) || \
((PINSOURCE) == GPIO_PinSource2) || \
((PINSOURCE) == GPIO_PinSource3) || \
((PINSOURCE) == GPIO_PinSource4) || \
((PINSOURCE) == GPIO_PinSource5) || \
((PINSOURCE) == GPIO_PinSource6) || \
((PINSOURCE) == GPIO_PinSource7) || \
((PINSOURCE) == GPIO_PinSource8) || \
((PINSOURCE) == GPIO_PinSource9) || \
((PINSOURCE) == GPIO_PinSource10) || \
((PINSOURCE) == GPIO_PinSource11) || \
((PINSOURCE) == GPIO_PinSource12) || \
((PINSOURCE) == GPIO_PinSource13) || \
((PINSOURCE) == GPIO_PinSource14) || \
((PINSOURCE) == GPIO_PinSource15))
/**
* @}
*/
/** @defgroup Ethernet_Media_Interface
* @{
*/
#define GPIO_ETH_MediaInterface_MII ((u32)0x00000000)
#define GPIO_ETH_MediaInterface_RMII ((u32)0x00000001)
#define IS_GPIO_ETH_MEDIA_INTERFACE(INTERFACE) (((INTERFACE) == GPIO_ETH_MediaInterface_MII) || \
((INTERFACE) == GPIO_ETH_MediaInterface_RMII))
/**
* @}
*/
/**
* @}
*/
/** @defgroup GPIO_Exported_Macros
* @{
*/
/**
* @}
*/
/** @defgroup GPIO_Exported_Functions
* @{
*/
void GPIO_DeInit(GPIO_TypeDef* GPIOx);
void GPIO_AFIODeInit(void);
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct);
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct);
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx);
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx);
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal);
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal);
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource);
void GPIO_EventOutputCmd(FunctionalState NewState);
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState);
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource);
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface);
#ifdef __cplusplus
}
#endif
#endif /* __STM32F10x_GPIO_H */
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/stm32f10x_rcc.c
0,0 → 1,1469
/**
******************************************************************************
* @file stm32f10x_rcc.c
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief This file provides all the RCC firmware functions.
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x_rcc.h"
/** @addtogroup STM32F10x_StdPeriph_Driver
* @{
*/
/** @defgroup RCC
* @brief RCC driver modules
* @{
*/
/** @defgroup RCC_Private_TypesDefinitions
* @{
*/
/**
* @}
*/
/** @defgroup RCC_Private_Defines
* @{
*/
/* ------------ RCC registers bit address in the alias region ----------- */
#define RCC_OFFSET (RCC_BASE - PERIPH_BASE)
/* --- CR Register ---*/
/* Alias word address of HSION bit */
#define CR_OFFSET (RCC_OFFSET + 0x00)
#define HSION_BitNumber 0x00
#define CR_HSION_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
/* Alias word address of PLLON bit */
#define PLLON_BitNumber 0x18
#define CR_PLLON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
#ifdef STM32F10X_CL
/* Alias word address of PLL2ON bit */
#define PLL2ON_BitNumber 0x1A
#define CR_PLL2ON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
/* Alias word address of PLL3ON bit */
#define PLL3ON_BitNumber 0x1C
#define CR_PLL3ON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
#endif /* STM32F10X_CL */
/* Alias word address of CSSON bit */
#define CSSON_BitNumber 0x13
#define CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
/* --- CFGR Register ---*/
/* Alias word address of USBPRE bit */
#define CFGR_OFFSET (RCC_OFFSET + 0x04)
#ifndef STM32F10X_CL
#define USBPRE_BitNumber 0x16
#define CFGR_USBPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
#else
#define OTGFSPRE_BitNumber 0x16
#define CFGR_OTGFSPRE_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
#endif /* STM32F10X_CL */
/* --- BDCR Register ---*/
/* Alias word address of RTCEN bit */
#define BDCR_OFFSET (RCC_OFFSET + 0x20)
#define RTCEN_BitNumber 0x0F
#define BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
/* Alias word address of BDRST bit */
#define BDRST_BitNumber 0x10
#define BDCR_BDRST_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
/* --- CSR Register ---*/
/* Alias word address of LSION bit */
#define CSR_OFFSET (RCC_OFFSET + 0x24)
#define LSION_BitNumber 0x00
#define CSR_LSION_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
#ifdef STM32F10X_CL
/* --- CFGR2 Register ---*/
/* Alias word address of I2S2SRC bit */
#define CFGR2_OFFSET (RCC_OFFSET + 0x2C)
#define I2S2SRC_BitNumber 0x11
#define CFGR2_I2S2SRC_BB (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
/* Alias word address of I2S3SRC bit */
#define I2S3SRC_BitNumber 0x12
#define CFGR2_I2S3SRC_BB (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
#endif /* STM32F10X_CL */
/* ---------------------- RCC registers bit mask ------------------------ */
/* CR register bit mask */
#define CR_HSEBYP_Reset ((uint32_t)0xFFFBFFFF)
#define CR_HSEBYP_Set ((uint32_t)0x00040000)
#define CR_HSEON_Reset ((uint32_t)0xFFFEFFFF)
#define CR_HSEON_Set ((uint32_t)0x00010000)
#define CR_HSITRIM_Mask ((uint32_t)0xFFFFFF07)
/* CFGR register bit mask */
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
#define CFGR_PLL_Mask ((uint32_t)0xFFC2FFFF)
#else
#define CFGR_PLL_Mask ((uint32_t)0xFFC0FFFF)
#endif /* STM32F10X_CL */
#define CFGR_PLLMull_Mask ((uint32_t)0x003C0000)
#define CFGR_PLLSRC_Mask ((uint32_t)0x00010000)
#define CFGR_PLLXTPRE_Mask ((uint32_t)0x00020000)
#define CFGR_SWS_Mask ((uint32_t)0x0000000C)
#define CFGR_SW_Mask ((uint32_t)0xFFFFFFFC)
#define CFGR_HPRE_Reset_Mask ((uint32_t)0xFFFFFF0F)
#define CFGR_HPRE_Set_Mask ((uint32_t)0x000000F0)
#define CFGR_PPRE1_Reset_Mask ((uint32_t)0xFFFFF8FF)
#define CFGR_PPRE1_Set_Mask ((uint32_t)0x00000700)
#define CFGR_PPRE2_Reset_Mask ((uint32_t)0xFFFFC7FF)
#define CFGR_PPRE2_Set_Mask ((uint32_t)0x00003800)
#define CFGR_ADCPRE_Reset_Mask ((uint32_t)0xFFFF3FFF)
#define CFGR_ADCPRE_Set_Mask ((uint32_t)0x0000C000)
/* CSR register bit mask */
#define CSR_RMVF_Set ((uint32_t)0x01000000)
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
/* CFGR2 register bit mask */
#define CFGR2_PREDIV1SRC ((uint32_t)0x00010000)
#define CFGR2_PREDIV1 ((uint32_t)0x0000000F)
#endif
#ifdef STM32F10X_CL
#define CFGR2_PREDIV2 ((uint32_t)0x000000F0)
#define CFGR2_PLL2MUL ((uint32_t)0x00000F00)
#define CFGR2_PLL3MUL ((uint32_t)0x0000F000)
#endif /* STM32F10X_CL */
/* RCC Flag Mask */
#define FLAG_Mask ((uint8_t)0x1F)
/* CIR register byte 2 (Bits[15:8]) base address */
#define CIR_BYTE2_ADDRESS ((uint32_t)0x40021009)
/* CIR register byte 3 (Bits[23:16]) base address */
#define CIR_BYTE3_ADDRESS ((uint32_t)0x4002100A)
/* CFGR register byte 4 (Bits[31:24]) base address */
#define CFGR_BYTE4_ADDRESS ((uint32_t)0x40021007)
/* BDCR register base address */
#define BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET)
/**
* @}
*/
/** @defgroup RCC_Private_Macros
* @{
*/
/**
* @}
*/
/** @defgroup RCC_Private_Variables
* @{
*/
static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
/**
* @}
*/
/** @defgroup RCC_Private_FunctionPrototypes
* @{
*/
/**
* @}
*/
/** @defgroup RCC_Private_Functions
* @{
*/
/**
* @brief Resets the RCC clock configuration to the default reset state.
* @param None
* @retval None
*/
void RCC_DeInit(void)
{
/* Set HSION bit */
RCC->CR |= (uint32_t)0x00000001;
/* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */
/* Reset HSEON, CSSON and PLLON bits */
RCC->CR &= (uint32_t)0xFEF6FFFF;
/* Reset HSEBYP bit */
RCC->CR &= (uint32_t)0xFFFBFFFF;
/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
RCC->CFGR &= (uint32_t)0xFF80FFFF;
#ifdef STM32F10X_CL
/* Reset PLL2ON and PLL3ON bits */
RCC->CR &= (uint32_t)0xEBFFFFFF;
/* Disable all interrupts and clear pending bits */
RCC->CIR = 0x00FF0000;
/* Reset CFGR2 register */
RCC->CFGR2 = 0x00000000;
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
/* Disable all interrupts and clear pending bits */
RCC->CIR = 0x009F0000;
/* Reset CFGR2 register */
RCC->CFGR2 = 0x00000000;
#else
/* Disable all interrupts and clear pending bits */
RCC->CIR = 0x009F0000;
#endif /* STM32F10X_CL */
}
/**
* @brief Configures the External High Speed oscillator (HSE).
* @note HSE can not be stopped if it is used directly or through the PLL as system clock.
* @param RCC_HSE: specifies the new state of the HSE.
* This parameter can be one of the following values:
* @arg RCC_HSE_OFF: HSE oscillator OFF
* @arg RCC_HSE_ON: HSE oscillator ON
* @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
* @retval None
*/
void RCC_HSEConfig(uint32_t RCC_HSE)
{
/* Check the parameters */
assert_param(IS_RCC_HSE(RCC_HSE));
/* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
/* Reset HSEON bit */
RCC->CR &= CR_HSEON_Reset;
/* Reset HSEBYP bit */
RCC->CR &= CR_HSEBYP_Reset;
/* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
switch(RCC_HSE)
{
case RCC_HSE_ON:
/* Set HSEON bit */
RCC->CR |= CR_HSEON_Set;
break;
case RCC_HSE_Bypass:
/* Set HSEBYP and HSEON bits */
RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
break;
default:
break;
}
}
/**
* @brief Waits for HSE start-up.
* @param None
* @retval An ErrorStatus enumuration value:
* - SUCCESS: HSE oscillator is stable and ready to use
* - ERROR: HSE oscillator not yet ready
*/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
__IO uint32_t StartUpCounter = 0;
ErrorStatus status = ERROR;
FlagStatus HSEStatus = RESET;
/* Wait till HSE is ready and if Time out is reached exit */
do
{
HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
StartUpCounter++;
} while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
{
status = SUCCESS;
}
else
{
status = ERROR;
}
return (status);
}
/**
* @brief Adjusts the Internal High Speed oscillator (HSI) calibration value.
* @param HSICalibrationValue: specifies the calibration trimming value.
* This parameter must be a number between 0 and 0x1F.
* @retval None
*/
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
tmpreg = RCC->CR;
/* Clear HSITRIM[4:0] bits */
tmpreg &= CR_HSITRIM_Mask;
/* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
tmpreg |= (uint32_t)HSICalibrationValue << 3;
/* Store the new value */
RCC->CR = tmpreg;
}
/**
* @brief Enables or disables the Internal High Speed oscillator (HSI).
* @note HSI can not be stopped if it is used directly or through the PLL as system clock.
* @param NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_HSICmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
}
/**
* @brief Configures the PLL clock source and multiplication factor.
* @note This function must be used only when the PLL is disabled.
* @param RCC_PLLSource: specifies the PLL entry clock source.
* For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices,
* this parameter can be one of the following values:
* @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
* @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
* For @b other_STM32_devices, this parameter can be one of the following values:
* @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
* @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
* @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry
* @param RCC_PLLMul: specifies the PLL multiplication factor.
* For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
* For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]
* @retval None
*/
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
tmpreg = RCC->CFGR;
/* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
tmpreg &= CFGR_PLL_Mask;
/* Set the PLL configuration bits */
tmpreg |= RCC_PLLSource | RCC_PLLMul;
/* Store the new value */
RCC->CFGR = tmpreg;
}
/**
* @brief Enables or disables the PLL.
* @note The PLL can not be disabled if it is used as system clock.
* @param NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_PLLCmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
/**
* @brief Configures the PREDIV1 division factor.
* @note
* - This function must be used only when the PLL is disabled.
* - This function applies only to STM32 Connectivity line and Value line
* devices.
* @param RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
* This parameter can be one of the following values:
* @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
* @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
* @note
* For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE
* @param RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
* This parameter can be RCC_PREDIV1_Divx where x:[1,16]
* @retval None
*/
void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
tmpreg = RCC->CFGR2;
/* Clear PREDIV1[3:0] and PREDIV1SRC bits */
tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
/* Set the PREDIV1 clock source and division factor */
tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
/* Store the new value */
RCC->CFGR2 = tmpreg;
}
#endif
#ifdef STM32F10X_CL
/**
* @brief Configures the PREDIV2 division factor.
* @note
* - This function must be used only when both PLL2 and PLL3 are disabled.
* - This function applies only to STM32 Connectivity line devices.
* @param RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
* This parameter can be RCC_PREDIV2_Divx where x:[1,16]
* @retval None
*/
void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
tmpreg = RCC->CFGR2;
/* Clear PREDIV2[3:0] bits */
tmpreg &= ~CFGR2_PREDIV2;
/* Set the PREDIV2 division factor */
tmpreg |= RCC_PREDIV2_Div;
/* Store the new value */
RCC->CFGR2 = tmpreg;
}
/**
* @brief Configures the PLL2 multiplication factor.
* @note
* - This function must be used only when the PLL2 is disabled.
* - This function applies only to STM32 Connectivity line devices.
* @param RCC_PLL2Mul: specifies the PLL2 multiplication factor.
* This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
* @retval None
*/
void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
tmpreg = RCC->CFGR2;
/* Clear PLL2Mul[3:0] bits */
tmpreg &= ~CFGR2_PLL2MUL;
/* Set the PLL2 configuration bits */
tmpreg |= RCC_PLL2Mul;
/* Store the new value */
RCC->CFGR2 = tmpreg;
}
/**
* @brief Enables or disables the PLL2.
* @note
* - The PLL2 can not be disabled if it is used indirectly as system clock
* (i.e. it is used as PLL clock entry that is used as System clock).
* - This function applies only to STM32 Connectivity line devices.
* @param NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_PLL2Cmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
}
/**
* @brief Configures the PLL3 multiplication factor.
* @note
* - This function must be used only when the PLL3 is disabled.
* - This function applies only to STM32 Connectivity line devices.
* @param RCC_PLL3Mul: specifies the PLL3 multiplication factor.
* This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
* @retval None
*/
void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
tmpreg = RCC->CFGR2;
/* Clear PLL3Mul[3:0] bits */
tmpreg &= ~CFGR2_PLL3MUL;
/* Set the PLL3 configuration bits */
tmpreg |= RCC_PLL3Mul;
/* Store the new value */
RCC->CFGR2 = tmpreg;
}
/**
* @brief Enables or disables the PLL3.
* @note This function applies only to STM32 Connectivity line devices.
* @param NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_PLL3Cmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
}
#endif /* STM32F10X_CL */
/**
* @brief Configures the system clock (SYSCLK).
* @param RCC_SYSCLKSource: specifies the clock source used as system clock.
* This parameter can be one of the following values:
* @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
* @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
* @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
* @retval None
*/
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
tmpreg = RCC->CFGR;
/* Clear SW[1:0] bits */
tmpreg &= CFGR_SW_Mask;
/* Set SW[1:0] bits according to RCC_SYSCLKSource value */
tmpreg |= RCC_SYSCLKSource;
/* Store the new value */
RCC->CFGR = tmpreg;
}
/**
* @brief Returns the clock source used as system clock.
* @param None
* @retval The clock source used as system clock. The returned value can
* be one of the following:
* - 0x00: HSI used as system clock
* - 0x04: HSE used as system clock
* - 0x08: PLL used as system clock
*/
uint8_t RCC_GetSYSCLKSource(void)
{
return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
}
/**
* @brief Configures the AHB clock (HCLK).
* @param RCC_SYSCLK: defines the AHB clock divider. This clock is derived from
* the system clock (SYSCLK).
* This parameter can be one of the following values:
* @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
* @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
* @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
* @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
* @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
* @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
* @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
* @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
* @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
* @retval None
*/
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_HCLK(RCC_SYSCLK));
tmpreg = RCC->CFGR;
/* Clear HPRE[3:0] bits */
tmpreg &= CFGR_HPRE_Reset_Mask;
/* Set HPRE[3:0] bits according to RCC_SYSCLK value */
tmpreg |= RCC_SYSCLK;
/* Store the new value */
RCC->CFGR = tmpreg;
}
/**
* @brief Configures the Low Speed APB clock (PCLK1).
* @param RCC_HCLK: defines the APB1 clock divider. This clock is derived from
* the AHB clock (HCLK).
* This parameter can be one of the following values:
* @arg RCC_HCLK_Div1: APB1 clock = HCLK
* @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
* @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
* @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
* @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
* @retval None
*/
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_PCLK(RCC_HCLK));
tmpreg = RCC->CFGR;
/* Clear PPRE1[2:0] bits */
tmpreg &= CFGR_PPRE1_Reset_Mask;
/* Set PPRE1[2:0] bits according to RCC_HCLK value */
tmpreg |= RCC_HCLK;
/* Store the new value */
RCC->CFGR = tmpreg;
}
/**
* @brief Configures the High Speed APB clock (PCLK2).
* @param RCC_HCLK: defines the APB2 clock divider. This clock is derived from
* the AHB clock (HCLK).
* This parameter can be one of the following values:
* @arg RCC_HCLK_Div1: APB2 clock = HCLK
* @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
* @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
* @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
* @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
* @retval None
*/
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_PCLK(RCC_HCLK));
tmpreg = RCC->CFGR;
/* Clear PPRE2[2:0] bits */
tmpreg &= CFGR_PPRE2_Reset_Mask;
/* Set PPRE2[2:0] bits according to RCC_HCLK value */
tmpreg |= RCC_HCLK << 3;
/* Store the new value */
RCC->CFGR = tmpreg;
}
/**
* @brief Enables or disables the specified RCC interrupts.
* @param RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
*
* For @b STM32_Connectivity_line_devices, this parameter can be any combination
* of the following values
* @arg RCC_IT_LSIRDY: LSI ready interrupt
* @arg RCC_IT_LSERDY: LSE ready interrupt
* @arg RCC_IT_HSIRDY: HSI ready interrupt
* @arg RCC_IT_HSERDY: HSE ready interrupt
* @arg RCC_IT_PLLRDY: PLL ready interrupt
* @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
* @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
*
* For @b other_STM32_devices, this parameter can be any combination of the
* following values
* @arg RCC_IT_LSIRDY: LSI ready interrupt
* @arg RCC_IT_LSERDY: LSE ready interrupt
* @arg RCC_IT_HSIRDY: HSI ready interrupt
* @arg RCC_IT_HSERDY: HSE ready interrupt
* @arg RCC_IT_PLLRDY: PLL ready interrupt
*
* @param NewState: new state of the specified RCC interrupts.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_RCC_IT(RCC_IT));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
/* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
*(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
}
else
{
/* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
*(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
}
}
#ifndef STM32F10X_CL
/**
* @brief Configures the USB clock (USBCLK).
* @param RCC_USBCLKSource: specifies the USB clock source. This clock is
* derived from the PLL output.
* This parameter can be one of the following values:
* @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB
* clock source
* @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
* @retval None
*/
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
/* Check the parameters */
assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
*(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
}
#else
/**
* @brief Configures the USB OTG FS clock (OTGFSCLK).
* This function applies only to STM32 Connectivity line devices.
* @param RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
* This clock is derived from the PLL output.
* This parameter can be one of the following values:
* @arg RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clock source
* @arg RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clock source
* @retval None
*/
void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
{
/* Check the parameters */
assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
*(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
}
#endif /* STM32F10X_CL */
/**
* @brief Configures the ADC clock (ADCCLK).
* @param RCC_PCLK2: defines the ADC clock divider. This clock is derived from
* the APB2 clock (PCLK2).
* This parameter can be one of the following values:
* @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
* @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
* @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
* @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
* @retval None
*/
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
uint32_t tmpreg = 0;
/* Check the parameters */
assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
tmpreg = RCC->CFGR;
/* Clear ADCPRE[1:0] bits */
tmpreg &= CFGR_ADCPRE_Reset_Mask;
/* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
tmpreg |= RCC_PCLK2;
/* Store the new value */
RCC->CFGR = tmpreg;
}
#ifdef STM32F10X_CL
/**
* @brief Configures the I2S2 clock source(I2S2CLK).
* @note
* - This function must be called before enabling I2S2 APB clock.
* - This function applies only to STM32 Connectivity line devices.
* @param RCC_I2S2CLKSource: specifies the I2S2 clock source.
* This parameter can be one of the following values:
* @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
* @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
* @retval None
*/
void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
{
/* Check the parameters */
assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
*(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
}
/**
* @brief Configures the I2S3 clock source(I2S2CLK).
* @note
* - This function must be called before enabling I2S3 APB clock.
* - This function applies only to STM32 Connectivity line devices.
* @param RCC_I2S3CLKSource: specifies the I2S3 clock source.
* This parameter can be one of the following values:
* @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
* @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
* @retval None
*/
void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
{
/* Check the parameters */
assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
*(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
}
#endif /* STM32F10X_CL */
/**
* @brief Configures the External Low Speed oscillator (LSE).
* @param RCC_LSE: specifies the new state of the LSE.
* This parameter can be one of the following values:
* @arg RCC_LSE_OFF: LSE oscillator OFF
* @arg RCC_LSE_ON: LSE oscillator ON
* @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
* @retval None
*/
void RCC_LSEConfig(uint8_t RCC_LSE)
{
/* Check the parameters */
assert_param(IS_RCC_LSE(RCC_LSE));
/* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
/* Reset LSEON bit */
*(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
/* Reset LSEBYP bit */
*(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
/* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
switch(RCC_LSE)
{
case RCC_LSE_ON:
/* Set LSEON bit */
*(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
break;
case RCC_LSE_Bypass:
/* Set LSEBYP and LSEON bits */
*(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
break;
default:
break;
}
}
/**
* @brief Enables or disables the Internal Low Speed oscillator (LSI).
* @note LSI can not be disabled if the IWDG is running.
* @param NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_LSICmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
}
/**
* @brief Configures the RTC clock (RTCCLK).
* @note Once the RTC clock is selected it can’t be changed unless the Backup domain is reset.
* @param RCC_RTCCLKSource: specifies the RTC clock source.
* This parameter can be one of the following values:
* @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
* @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
* @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
* @retval None
*/
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
/* Check the parameters */
assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
/* Select the RTC clock source */
RCC->BDCR |= RCC_RTCCLKSource;
}
/**
* @brief Enables or disables the RTC clock.
* @note This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
* @param NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_RTCCLKCmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
}
/**
* @brief Returns the frequencies of different on chip clocks.
* @param RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
* the clocks frequencies.
* @note The result of this function could be not correct when using
* fractional value for HSE crystal.
* @retval None
*/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
#ifdef STM32F10X_CL
uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
uint32_t prediv1factor = 0;
#endif
/* Get SYSCLK source -------------------------------------------------------*/
tmp = RCC->CFGR & CFGR_SWS_Mask;
switch (tmp)
{
case 0x00: /* HSI used as system clock */
RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
break;
case 0x04: /* HSE used as system clock */
RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
break;
case 0x08: /* PLL used as system clock */
/* Get PLL clock source and multiplication factor ----------------------*/
pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
#ifndef STM32F10X_CL
pllmull = ( pllmull >> 18) + 2;
if (pllsource == 0x00)
{/* HSI oscillator clock divided by 2 selected as PLL clock entry */
RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
}
else
{
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
/* HSE oscillator clock selected as PREDIV1 clock entry */
RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;
#else
/* HSE selected as PLL clock entry */
if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
{/* HSE oscillator clock divided by 2 */
RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
}
else
{
RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
}
#endif
}
#else
pllmull = pllmull >> 18;
if (pllmull != 0x0D)
{
pllmull += 2;
}
else
{ /* PLL multiplication factor = PLL input clock * 6.5 */
pllmull = 13 / 2;
}
if (pllsource == 0x00)
{/* HSI oscillator clock divided by 2 selected as PLL clock entry */
RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
}
else
{/* PREDIV1 selected as PLL clock entry */
/* Get PREDIV1 clock source and division factor */
prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
if (prediv1source == 0)
{ /* HSE oscillator clock selected as PREDIV1 clock entry */
RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;
}
else
{/* PLL2 clock selected as PREDIV1 clock entry */
/* Get PREDIV2 division factor and PLL2 multiplication factor */
prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2;
RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
}
}
#endif /* STM32F10X_CL */
break;
default:
RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
break;
}
/* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
/* Get HCLK prescaler */
tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
tmp = tmp >> 4;
presc = APBAHBPrescTable[tmp];
/* HCLK clock frequency */
RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
/* Get PCLK1 prescaler */
tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
tmp = tmp >> 8;
presc = APBAHBPrescTable[tmp];
/* PCLK1 clock frequency */
RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
/* Get PCLK2 prescaler */
tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
tmp = tmp >> 11;
presc = APBAHBPrescTable[tmp];
/* PCLK2 clock frequency */
RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
/* Get ADCCLK prescaler */
tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
tmp = tmp >> 14;
presc = ADCPrescTable[tmp];
/* ADCCLK clock frequency */
RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
}
/**
* @brief Enables or disables the AHB peripheral clock.
* @param RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
*
* For @b STM32_Connectivity_line_devices, this parameter can be any combination
* of the following values:
* @arg RCC_AHBPeriph_DMA1
* @arg RCC_AHBPeriph_DMA2
* @arg RCC_AHBPeriph_SRAM
* @arg RCC_AHBPeriph_FLITF
* @arg RCC_AHBPeriph_CRC
* @arg RCC_AHBPeriph_OTG_FS
* @arg RCC_AHBPeriph_ETH_MAC
* @arg RCC_AHBPeriph_ETH_MAC_Tx
* @arg RCC_AHBPeriph_ETH_MAC_Rx
*
* For @b other_STM32_devices, this parameter can be any combination of the
* following values:
* @arg RCC_AHBPeriph_DMA1
* @arg RCC_AHBPeriph_DMA2
* @arg RCC_AHBPeriph_SRAM
* @arg RCC_AHBPeriph_FLITF
* @arg RCC_AHBPeriph_CRC
* @arg RCC_AHBPeriph_FSMC
* @arg RCC_AHBPeriph_SDIO
*
* @note SRAM and FLITF clock can be disabled only during sleep mode.
* @param NewState: new state of the specified peripheral clock.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
RCC->AHBENR |= RCC_AHBPeriph;
}
else
{
RCC->AHBENR &= ~RCC_AHBPeriph;
}
}
/**
* @brief Enables or disables the High Speed APB (APB2) peripheral clock.
* @param RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
* This parameter can be any combination of the following values:
* @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
* RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
* RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
* RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
* RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
* RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
* RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11
* @param NewState: new state of the specified peripheral clock.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
RCC->APB2ENR |= RCC_APB2Periph;
}
else
{
RCC->APB2ENR &= ~RCC_APB2Periph;
}
}
/**
* @brief Enables or disables the Low Speed APB (APB1) peripheral clock.
* @param RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
* This parameter can be any combination of the following values:
* @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
* RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
* RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
* RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4,
* RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
* RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
* RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
* RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
* @param NewState: new state of the specified peripheral clock.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
RCC->APB1ENR |= RCC_APB1Periph;
}
else
{
RCC->APB1ENR &= ~RCC_APB1Periph;
}
}
#ifdef STM32F10X_CL
/**
* @brief Forces or releases AHB peripheral reset.
* @note This function applies only to STM32 Connectivity line devices.
* @param RCC_AHBPeriph: specifies the AHB peripheral to reset.
* This parameter can be any combination of the following values:
* @arg RCC_AHBPeriph_OTG_FS
* @arg RCC_AHBPeriph_ETH_MAC
* @param NewState: new state of the specified peripheral reset.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
RCC->AHBRSTR |= RCC_AHBPeriph;
}
else
{
RCC->AHBRSTR &= ~RCC_AHBPeriph;
}
}
#endif /* STM32F10X_CL */
/**
* @brief Forces or releases High Speed APB (APB2) peripheral reset.
* @param RCC_APB2Periph: specifies the APB2 peripheral to reset.
* This parameter can be any combination of the following values:
* @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
* RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
* RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
* RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
* RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
* RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
* RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11
* @param NewState: new state of the specified peripheral reset.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
RCC->APB2RSTR |= RCC_APB2Periph;
}
else
{
RCC->APB2RSTR &= ~RCC_APB2Periph;
}
}
/**
* @brief Forces or releases Low Speed APB (APB1) peripheral reset.
* @param RCC_APB1Periph: specifies the APB1 peripheral to reset.
* This parameter can be any combination of the following values:
* @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
* RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
* RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
* RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4,
* RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
* RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
* RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
* RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
* @param NewState: new state of the specified peripheral clock.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
assert_param(IS_FUNCTIONAL_STATE(NewState));
if (NewState != DISABLE)
{
RCC->APB1RSTR |= RCC_APB1Periph;
}
else
{
RCC->APB1RSTR &= ~RCC_APB1Periph;
}
}
/**
* @brief Forces or releases the Backup domain reset.
* @param NewState: new state of the Backup domain reset.
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_BackupResetCmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
}
/**
* @brief Enables or disables the Clock Security System.
* @param NewState: new state of the Clock Security System..
* This parameter can be: ENABLE or DISABLE.
* @retval None
*/
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
/* Check the parameters */
assert_param(IS_FUNCTIONAL_STATE(NewState));
*(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
}
/**
* @brief Selects the clock source to output on MCO pin.
* @param RCC_MCO: specifies the clock source to output.
*
* For @b STM32_Connectivity_line_devices, this parameter can be one of the
* following values:
* @arg RCC_MCO_NoClock: No clock selected
* @arg RCC_MCO_SYSCLK: System clock selected
* @arg RCC_MCO_HSI: HSI oscillator clock selected
* @arg RCC_MCO_HSE: HSE oscillator clock selected
* @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
* @arg RCC_MCO_PLL2CLK: PLL2 clock selected
* @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected
* @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected
* @arg RCC_MCO_PLL3CLK: PLL3 clock selected
*
* For @b other_STM32_devices, this parameter can be one of the following values:
* @arg RCC_MCO_NoClock: No clock selected
* @arg RCC_MCO_SYSCLK: System clock selected
* @arg RCC_MCO_HSI: HSI oscillator clock selected
* @arg RCC_MCO_HSE: HSE oscillator clock selected
* @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
*
* @retval None
*/
void RCC_MCOConfig(uint8_t RCC_MCO)
{
/* Check the parameters */
assert_param(IS_RCC_MCO(RCC_MCO));
/* Perform Byte access to MCO bits to select the MCO source */
*(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
}
/**
* @brief Checks whether the specified RCC flag is set or not.
* @param RCC_FLAG: specifies the flag to check.
*
* For @b STM32_Connectivity_line_devices, this parameter can be one of the
* following values:
* @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
* @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
* @arg RCC_FLAG_PLLRDY: PLL clock ready
* @arg RCC_FLAG_PLL2RDY: PLL2 clock ready
* @arg RCC_FLAG_PLL3RDY: PLL3 clock ready
* @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
* @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
* @arg RCC_FLAG_PINRST: Pin reset
* @arg RCC_FLAG_PORRST: POR/PDR reset
* @arg RCC_FLAG_SFTRST: Software reset
* @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
* @arg RCC_FLAG_WWDGRST: Window Watchdog reset
* @arg RCC_FLAG_LPWRRST: Low Power reset
*
* For @b other_STM32_devices, this parameter can be one of the following values:
* @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
* @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
* @arg RCC_FLAG_PLLRDY: PLL clock ready
* @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
* @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
* @arg RCC_FLAG_PINRST: Pin reset
* @arg RCC_FLAG_PORRST: POR/PDR reset
* @arg RCC_FLAG_SFTRST: Software reset
* @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
* @arg RCC_FLAG_WWDGRST: Window Watchdog reset
* @arg RCC_FLAG_LPWRRST: Low Power reset
*
* @retval The new state of RCC_FLAG (SET or RESET).
*/
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
uint32_t tmp = 0;
uint32_t statusreg = 0;
FlagStatus bitstatus = RESET;
/* Check the parameters */
assert_param(IS_RCC_FLAG(RCC_FLAG));
/* Get the RCC register index */
tmp = RCC_FLAG >> 5;
if (tmp == 1) /* The flag to check is in CR register */
{
statusreg = RCC->CR;
}
else if (tmp == 2) /* The flag to check is in BDCR register */
{
statusreg = RCC->BDCR;
}
else /* The flag to check is in CSR register */
{
statusreg = RCC->CSR;
}
/* Get the flag position */
tmp = RCC_FLAG & FLAG_Mask;
if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
{
bitstatus = SET;
}
else
{
bitstatus = RESET;
}
/* Return the flag status */
return bitstatus;
}
/**
* @brief Clears the RCC reset flags.
* @note The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
* RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
* @param None
* @retval None
*/
void RCC_ClearFlag(void)
{
/* Set RMVF bit to clear the reset flags */
RCC->CSR |= CSR_RMVF_Set;
}
/**
* @brief Checks whether the specified RCC interrupt has occurred or not.
* @param RCC_IT: specifies the RCC interrupt source to check.
*
* For @b STM32_Connectivity_line_devices, this parameter can be one of the
* following values:
* @arg RCC_IT_LSIRDY: LSI ready interrupt
* @arg RCC_IT_LSERDY: LSE ready interrupt
* @arg RCC_IT_HSIRDY: HSI ready interrupt
* @arg RCC_IT_HSERDY: HSE ready interrupt
* @arg RCC_IT_PLLRDY: PLL ready interrupt
* @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
* @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
* @arg RCC_IT_CSS: Clock Security System interrupt
*
* For @b other_STM32_devices, this parameter can be one of the following values:
* @arg RCC_IT_LSIRDY: LSI ready interrupt
* @arg RCC_IT_LSERDY: LSE ready interrupt
* @arg RCC_IT_HSIRDY: HSI ready interrupt
* @arg RCC_IT_HSERDY: HSE ready interrupt
* @arg RCC_IT_PLLRDY: PLL ready interrupt
* @arg RCC_IT_CSS: Clock Security System interrupt
*
* @retval The new state of RCC_IT (SET or RESET).
*/
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
ITStatus bitstatus = RESET;
/* Check the parameters */
assert_param(IS_RCC_GET_IT(RCC_IT));
/* Check the status of the specified RCC interrupt */
if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
{
bitstatus = SET;
}
else
{
bitstatus = RESET;
}
/* Return the RCC_IT status */
return bitstatus;
}
/**
* @brief Clears the RCC’s interrupt pending bits.
* @param RCC_IT: specifies the interrupt pending bit to clear.
*
* For @b STM32_Connectivity_line_devices, this parameter can be any combination
* of the following values:
* @arg RCC_IT_LSIRDY: LSI ready interrupt
* @arg RCC_IT_LSERDY: LSE ready interrupt
* @arg RCC_IT_HSIRDY: HSI ready interrupt
* @arg RCC_IT_HSERDY: HSE ready interrupt
* @arg RCC_IT_PLLRDY: PLL ready interrupt
* @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
* @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
* @arg RCC_IT_CSS: Clock Security System interrupt
*
* For @b other_STM32_devices, this parameter can be any combination of the
* following values:
* @arg RCC_IT_LSIRDY: LSI ready interrupt
* @arg RCC_IT_LSERDY: LSE ready interrupt
* @arg RCC_IT_HSIRDY: HSI ready interrupt
* @arg RCC_IT_HSERDY: HSE ready interrupt
* @arg RCC_IT_PLLRDY: PLL ready interrupt
*
* @arg RCC_IT_CSS: Clock Security System interrupt
* @retval None
*/
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
/* Check the parameters */
assert_param(IS_RCC_CLEAR_IT(RCC_IT));
/* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
pending bits */
*(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
}
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/stm32f10x_rcc.h
0,0 → 1,726
/**
******************************************************************************
* @file stm32f10x_rcc.h
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief This file contains all the functions prototypes for the RCC firmware
* library.
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F10x_RCC_H
#define __STM32F10x_RCC_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x.h"
/** @addtogroup STM32F10x_StdPeriph_Driver
* @{
*/
/** @addtogroup RCC
* @{
*/
/** @defgroup RCC_Exported_Types
* @{
*/
typedef struct
{
uint32_t SYSCLK_Frequency; /*!< returns SYSCLK clock frequency expressed in Hz */
uint32_t HCLK_Frequency; /*!< returns HCLK clock frequency expressed in Hz */
uint32_t PCLK1_Frequency; /*!< returns PCLK1 clock frequency expressed in Hz */
uint32_t PCLK2_Frequency; /*!< returns PCLK2 clock frequency expressed in Hz */
uint32_t ADCCLK_Frequency; /*!< returns ADCCLK clock frequency expressed in Hz */
}RCC_ClocksTypeDef;
/**
* @}
*/
/** @defgroup RCC_Exported_Constants
* @{
*/
/** @defgroup HSE_configuration
* @{
*/
#define RCC_HSE_OFF ((uint32_t)0x00000000)
#define RCC_HSE_ON ((uint32_t)0x00010000)
#define RCC_HSE_Bypass ((uint32_t)0x00040000)
#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
((HSE) == RCC_HSE_Bypass))
/**
* @}
*/
/** @defgroup PLL_entry_clock_source
* @{
*/
#define RCC_PLLSource_HSI_Div2 ((uint32_t)0x00000000)
#if !defined (STM32F10X_LD_VL) && !defined (STM32F10X_MD_VL) && !defined (STM32F10X_HD_VL) && !defined (STM32F10X_CL)
#define RCC_PLLSource_HSE_Div1 ((uint32_t)0x00010000)
#define RCC_PLLSource_HSE_Div2 ((uint32_t)0x00030000)
#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \
((SOURCE) == RCC_PLLSource_HSE_Div1) || \
((SOURCE) == RCC_PLLSource_HSE_Div2))
#else
#define RCC_PLLSource_PREDIV1 ((uint32_t)0x00010000)
#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \
((SOURCE) == RCC_PLLSource_PREDIV1))
#endif /* STM32F10X_CL */
/**
* @}
*/
/** @defgroup PLL_multiplication_factor
* @{
*/
#ifndef STM32F10X_CL
#define RCC_PLLMul_2 ((uint32_t)0x00000000)
#define RCC_PLLMul_3 ((uint32_t)0x00040000)
#define RCC_PLLMul_4 ((uint32_t)0x00080000)
#define RCC_PLLMul_5 ((uint32_t)0x000C0000)
#define RCC_PLLMul_6 ((uint32_t)0x00100000)
#define RCC_PLLMul_7 ((uint32_t)0x00140000)
#define RCC_PLLMul_8 ((uint32_t)0x00180000)
#define RCC_PLLMul_9 ((uint32_t)0x001C0000)
#define RCC_PLLMul_10 ((uint32_t)0x00200000)
#define RCC_PLLMul_11 ((uint32_t)0x00240000)
#define RCC_PLLMul_12 ((uint32_t)0x00280000)
#define RCC_PLLMul_13 ((uint32_t)0x002C0000)
#define RCC_PLLMul_14 ((uint32_t)0x00300000)
#define RCC_PLLMul_15 ((uint32_t)0x00340000)
#define RCC_PLLMul_16 ((uint32_t)0x00380000)
#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3) || \
((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || \
((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || \
((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || \
((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || \
((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || \
((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || \
((MUL) == RCC_PLLMul_16))
#else
#define RCC_PLLMul_4 ((uint32_t)0x00080000)
#define RCC_PLLMul_5 ((uint32_t)0x000C0000)
#define RCC_PLLMul_6 ((uint32_t)0x00100000)
#define RCC_PLLMul_7 ((uint32_t)0x00140000)
#define RCC_PLLMul_8 ((uint32_t)0x00180000)
#define RCC_PLLMul_9 ((uint32_t)0x001C0000)
#define RCC_PLLMul_6_5 ((uint32_t)0x00340000)
#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || \
((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || \
((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || \
((MUL) == RCC_PLLMul_6_5))
#endif /* STM32F10X_CL */
/**
* @}
*/
/** @defgroup PREDIV1_division_factor
* @{
*/
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
#define RCC_PREDIV1_Div1 ((uint32_t)0x00000000)
#define RCC_PREDIV1_Div2 ((uint32_t)0x00000001)
#define RCC_PREDIV1_Div3 ((uint32_t)0x00000002)
#define RCC_PREDIV1_Div4 ((uint32_t)0x00000003)
#define RCC_PREDIV1_Div5 ((uint32_t)0x00000004)
#define RCC_PREDIV1_Div6 ((uint32_t)0x00000005)
#define RCC_PREDIV1_Div7 ((uint32_t)0x00000006)
#define RCC_PREDIV1_Div8 ((uint32_t)0x00000007)
#define RCC_PREDIV1_Div9 ((uint32_t)0x00000008)
#define RCC_PREDIV1_Div10 ((uint32_t)0x00000009)
#define RCC_PREDIV1_Div11 ((uint32_t)0x0000000A)
#define RCC_PREDIV1_Div12 ((uint32_t)0x0000000B)
#define RCC_PREDIV1_Div13 ((uint32_t)0x0000000C)
#define RCC_PREDIV1_Div14 ((uint32_t)0x0000000D)
#define RCC_PREDIV1_Div15 ((uint32_t)0x0000000E)
#define RCC_PREDIV1_Div16 ((uint32_t)0x0000000F)
#define IS_RCC_PREDIV1(PREDIV1) (((PREDIV1) == RCC_PREDIV1_Div1) || ((PREDIV1) == RCC_PREDIV1_Div2) || \
((PREDIV1) == RCC_PREDIV1_Div3) || ((PREDIV1) == RCC_PREDIV1_Div4) || \
((PREDIV1) == RCC_PREDIV1_Div5) || ((PREDIV1) == RCC_PREDIV1_Div6) || \
((PREDIV1) == RCC_PREDIV1_Div7) || ((PREDIV1) == RCC_PREDIV1_Div8) || \
((PREDIV1) == RCC_PREDIV1_Div9) || ((PREDIV1) == RCC_PREDIV1_Div10) || \
((PREDIV1) == RCC_PREDIV1_Div11) || ((PREDIV1) == RCC_PREDIV1_Div12) || \
((PREDIV1) == RCC_PREDIV1_Div13) || ((PREDIV1) == RCC_PREDIV1_Div14) || \
((PREDIV1) == RCC_PREDIV1_Div15) || ((PREDIV1) == RCC_PREDIV1_Div16))
#endif
/**
* @}
*/
/** @defgroup PREDIV1_clock_source
* @{
*/
#ifdef STM32F10X_CL
/* PREDIV1 clock source (for STM32 connectivity line devices) */
#define RCC_PREDIV1_Source_HSE ((uint32_t)0x00000000)
#define RCC_PREDIV1_Source_PLL2 ((uint32_t)0x00010000)
#define IS_RCC_PREDIV1_SOURCE(SOURCE) (((SOURCE) == RCC_PREDIV1_Source_HSE) || \
((SOURCE) == RCC_PREDIV1_Source_PLL2))
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
/* PREDIV1 clock source (for STM32 Value line devices) */
#define RCC_PREDIV1_Source_HSE ((uint32_t)0x00000000)
#define IS_RCC_PREDIV1_SOURCE(SOURCE) (((SOURCE) == RCC_PREDIV1_Source_HSE))
#endif
/**
* @}
*/
#ifdef STM32F10X_CL
/** @defgroup PREDIV2_division_factor
* @{
*/
#define RCC_PREDIV2_Div1 ((uint32_t)0x00000000)
#define RCC_PREDIV2_Div2 ((uint32_t)0x00000010)
#define RCC_PREDIV2_Div3 ((uint32_t)0x00000020)
#define RCC_PREDIV2_Div4 ((uint32_t)0x00000030)
#define RCC_PREDIV2_Div5 ((uint32_t)0x00000040)
#define RCC_PREDIV2_Div6 ((uint32_t)0x00000050)
#define RCC_PREDIV2_Div7 ((uint32_t)0x00000060)
#define RCC_PREDIV2_Div8 ((uint32_t)0x00000070)
#define RCC_PREDIV2_Div9 ((uint32_t)0x00000080)
#define RCC_PREDIV2_Div10 ((uint32_t)0x00000090)
#define RCC_PREDIV2_Div11 ((uint32_t)0x000000A0)
#define RCC_PREDIV2_Div12 ((uint32_t)0x000000B0)
#define RCC_PREDIV2_Div13 ((uint32_t)0x000000C0)
#define RCC_PREDIV2_Div14 ((uint32_t)0x000000D0)
#define RCC_PREDIV2_Div15 ((uint32_t)0x000000E0)
#define RCC_PREDIV2_Div16 ((uint32_t)0x000000F0)
#define IS_RCC_PREDIV2(PREDIV2) (((PREDIV2) == RCC_PREDIV2_Div1) || ((PREDIV2) == RCC_PREDIV2_Div2) || \
((PREDIV2) == RCC_PREDIV2_Div3) || ((PREDIV2) == RCC_PREDIV2_Div4) || \
((PREDIV2) == RCC_PREDIV2_Div5) || ((PREDIV2) == RCC_PREDIV2_Div6) || \
((PREDIV2) == RCC_PREDIV2_Div7) || ((PREDIV2) == RCC_PREDIV2_Div8) || \
((PREDIV2) == RCC_PREDIV2_Div9) || ((PREDIV2) == RCC_PREDIV2_Div10) || \
((PREDIV2) == RCC_PREDIV2_Div11) || ((PREDIV2) == RCC_PREDIV2_Div12) || \
((PREDIV2) == RCC_PREDIV2_Div13) || ((PREDIV2) == RCC_PREDIV2_Div14) || \
((PREDIV2) == RCC_PREDIV2_Div15) || ((PREDIV2) == RCC_PREDIV2_Div16))
/**
* @}
*/
/** @defgroup PLL2_multiplication_factor
* @{
*/
#define RCC_PLL2Mul_8 ((uint32_t)0x00000600)
#define RCC_PLL2Mul_9 ((uint32_t)0x00000700)
#define RCC_PLL2Mul_10 ((uint32_t)0x00000800)
#define RCC_PLL2Mul_11 ((uint32_t)0x00000900)
#define RCC_PLL2Mul_12 ((uint32_t)0x00000A00)
#define RCC_PLL2Mul_13 ((uint32_t)0x00000B00)
#define RCC_PLL2Mul_14 ((uint32_t)0x00000C00)
#define RCC_PLL2Mul_16 ((uint32_t)0x00000E00)
#define RCC_PLL2Mul_20 ((uint32_t)0x00000F00)
#define IS_RCC_PLL2_MUL(MUL) (((MUL) == RCC_PLL2Mul_8) || ((MUL) == RCC_PLL2Mul_9) || \
((MUL) == RCC_PLL2Mul_10) || ((MUL) == RCC_PLL2Mul_11) || \
((MUL) == RCC_PLL2Mul_12) || ((MUL) == RCC_PLL2Mul_13) || \
((MUL) == RCC_PLL2Mul_14) || ((MUL) == RCC_PLL2Mul_16) || \
((MUL) == RCC_PLL2Mul_20))
/**
* @}
*/
/** @defgroup PLL3_multiplication_factor
* @{
*/
#define RCC_PLL3Mul_8 ((uint32_t)0x00006000)
#define RCC_PLL3Mul_9 ((uint32_t)0x00007000)
#define RCC_PLL3Mul_10 ((uint32_t)0x00008000)
#define RCC_PLL3Mul_11 ((uint32_t)0x00009000)
#define RCC_PLL3Mul_12 ((uint32_t)0x0000A000)
#define RCC_PLL3Mul_13 ((uint32_t)0x0000B000)
#define RCC_PLL3Mul_14 ((uint32_t)0x0000C000)
#define RCC_PLL3Mul_16 ((uint32_t)0x0000E000)
#define RCC_PLL3Mul_20 ((uint32_t)0x0000F000)
#define IS_RCC_PLL3_MUL(MUL) (((MUL) == RCC_PLL3Mul_8) || ((MUL) == RCC_PLL3Mul_9) || \
((MUL) == RCC_PLL3Mul_10) || ((MUL) == RCC_PLL3Mul_11) || \
((MUL) == RCC_PLL3Mul_12) || ((MUL) == RCC_PLL3Mul_13) || \
((MUL) == RCC_PLL3Mul_14) || ((MUL) == RCC_PLL3Mul_16) || \
((MUL) == RCC_PLL3Mul_20))
/**
* @}
*/
#endif /* STM32F10X_CL */
/** @defgroup System_clock_source
* @{
*/
#define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000)
#define RCC_SYSCLKSource_HSE ((uint32_t)0x00000001)
#define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002)
#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \
((SOURCE) == RCC_SYSCLKSource_HSE) || \
((SOURCE) == RCC_SYSCLKSource_PLLCLK))
/**
* @}
*/
/** @defgroup AHB_clock_source
* @{
*/
#define RCC_SYSCLK_Div1 ((uint32_t)0x00000000)
#define RCC_SYSCLK_Div2 ((uint32_t)0x00000080)
#define RCC_SYSCLK_Div4 ((uint32_t)0x00000090)
#define RCC_SYSCLK_Div8 ((uint32_t)0x000000A0)
#define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0)
#define RCC_SYSCLK_Div64 ((uint32_t)0x000000C0)
#define RCC_SYSCLK_Div128 ((uint32_t)0x000000D0)
#define RCC_SYSCLK_Div256 ((uint32_t)0x000000E0)
#define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0)
#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
((HCLK) == RCC_SYSCLK_Div512))
/**
* @}
*/
/** @defgroup APB1_APB2_clock_source
* @{
*/
#define RCC_HCLK_Div1 ((uint32_t)0x00000000)
#define RCC_HCLK_Div2 ((uint32_t)0x00000400)
#define RCC_HCLK_Div4 ((uint32_t)0x00000500)
#define RCC_HCLK_Div8 ((uint32_t)0x00000600)
#define RCC_HCLK_Div16 ((uint32_t)0x00000700)
#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
((PCLK) == RCC_HCLK_Div16))
/**
* @}
*/
/** @defgroup RCC_Interrupt_source
* @{
*/
#define RCC_IT_LSIRDY ((uint8_t)0x01)
#define RCC_IT_LSERDY ((uint8_t)0x02)
#define RCC_IT_HSIRDY ((uint8_t)0x04)
#define RCC_IT_HSERDY ((uint8_t)0x08)
#define RCC_IT_PLLRDY ((uint8_t)0x10)
#define RCC_IT_CSS ((uint8_t)0x80)
#ifndef STM32F10X_CL
#define IS_RCC_IT(IT) ((((IT) & (uint8_t)0xE0) == 0x00) && ((IT) != 0x00))
#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
#define IS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x60) == 0x00) && ((IT) != 0x00))
#else
#define RCC_IT_PLL2RDY ((uint8_t)0x20)
#define RCC_IT_PLL3RDY ((uint8_t)0x40)
#define IS_RCC_IT(IT) ((((IT) & (uint8_t)0x80) == 0x00) && ((IT) != 0x00))
#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \
((IT) == RCC_IT_PLL2RDY) || ((IT) == RCC_IT_PLL3RDY))
#define IS_RCC_CLEAR_IT(IT) ((IT) != 0x00)
#endif /* STM32F10X_CL */
/**
* @}
*/
#ifndef STM32F10X_CL
/** @defgroup USB_Device_clock_source
* @{
*/
#define RCC_USBCLKSource_PLLCLK_1Div5 ((uint8_t)0x00)
#define RCC_USBCLKSource_PLLCLK_Div1 ((uint8_t)0x01)
#define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) || \
((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
/**
* @}
*/
#else
/** @defgroup USB_OTG_FS_clock_source
* @{
*/
#define RCC_OTGFSCLKSource_PLLVCO_Div3 ((uint8_t)0x00)
#define RCC_OTGFSCLKSource_PLLVCO_Div2 ((uint8_t)0x01)
#define IS_RCC_OTGFSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_OTGFSCLKSource_PLLVCO_Div3) || \
((SOURCE) == RCC_OTGFSCLKSource_PLLVCO_Div2))
/**
* @}
*/
#endif /* STM32F10X_CL */
#ifdef STM32F10X_CL
/** @defgroup I2S2_clock_source
* @{
*/
#define RCC_I2S2CLKSource_SYSCLK ((uint8_t)0x00)
#define RCC_I2S2CLKSource_PLL3_VCO ((uint8_t)0x01)
#define IS_RCC_I2S2CLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_SYSCLK) || \
((SOURCE) == RCC_I2S2CLKSource_PLL3_VCO))
/**
* @}
*/
/** @defgroup I2S3_clock_source
* @{
*/
#define RCC_I2S3CLKSource_SYSCLK ((uint8_t)0x00)
#define RCC_I2S3CLKSource_PLL3_VCO ((uint8_t)0x01)
#define IS_RCC_I2S3CLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S3CLKSource_SYSCLK) || \
((SOURCE) == RCC_I2S3CLKSource_PLL3_VCO))
/**
* @}
*/
#endif /* STM32F10X_CL */
/** @defgroup ADC_clock_source
* @{
*/
#define RCC_PCLK2_Div2 ((uint32_t)0x00000000)
#define RCC_PCLK2_Div4 ((uint32_t)0x00004000)
#define RCC_PCLK2_Div6 ((uint32_t)0x00008000)
#define RCC_PCLK2_Div8 ((uint32_t)0x0000C000)
#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || \
((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
/**
* @}
*/
/** @defgroup LSE_configuration
* @{
*/
#define RCC_LSE_OFF ((uint8_t)0x00)
#define RCC_LSE_ON ((uint8_t)0x01)
#define RCC_LSE_Bypass ((uint8_t)0x04)
#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
((LSE) == RCC_LSE_Bypass))
/**
* @}
*/
/** @defgroup RTC_clock_source
* @{
*/
#define RCC_RTCCLKSource_LSE ((uint32_t)0x00000100)
#define RCC_RTCCLKSource_LSI ((uint32_t)0x00000200)
#define RCC_RTCCLKSource_HSE_Div128 ((uint32_t)0x00000300)
#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \
((SOURCE) == RCC_RTCCLKSource_LSI) || \
((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
/**
* @}
*/
/** @defgroup AHB_peripheral
* @{
*/
#define RCC_AHBPeriph_DMA1 ((uint32_t)0x00000001)
#define RCC_AHBPeriph_DMA2 ((uint32_t)0x00000002)
#define RCC_AHBPeriph_SRAM ((uint32_t)0x00000004)
#define RCC_AHBPeriph_FLITF ((uint32_t)0x00000010)
#define RCC_AHBPeriph_CRC ((uint32_t)0x00000040)
#ifndef STM32F10X_CL
#define RCC_AHBPeriph_FSMC ((uint32_t)0x00000100)
#define RCC_AHBPeriph_SDIO ((uint32_t)0x00000400)
#define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFAA8) == 0x00) && ((PERIPH) != 0x00))
#else
#define RCC_AHBPeriph_OTG_FS ((uint32_t)0x00001000)
#define RCC_AHBPeriph_ETH_MAC ((uint32_t)0x00004000)
#define RCC_AHBPeriph_ETH_MAC_Tx ((uint32_t)0x00008000)
#define RCC_AHBPeriph_ETH_MAC_Rx ((uint32_t)0x00010000)
#define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFE2FA8) == 0x00) && ((PERIPH) != 0x00))
#define IS_RCC_AHB_PERIPH_RESET(PERIPH) ((((PERIPH) & 0xFFFFAFFF) == 0x00) && ((PERIPH) != 0x00))
#endif /* STM32F10X_CL */
/**
* @}
*/
/** @defgroup APB2_peripheral
* @{
*/
#define RCC_APB2Periph_AFIO ((uint32_t)0x00000001)
#define RCC_APB2Periph_GPIOA ((uint32_t)0x00000004)
#define RCC_APB2Periph_GPIOB ((uint32_t)0x00000008)
#define RCC_APB2Periph_GPIOC ((uint32_t)0x00000010)
#define RCC_APB2Periph_GPIOD ((uint32_t)0x00000020)
#define RCC_APB2Periph_GPIOE ((uint32_t)0x00000040)
#define RCC_APB2Periph_GPIOF ((uint32_t)0x00000080)
#define RCC_APB2Periph_GPIOG ((uint32_t)0x00000100)
#define RCC_APB2Periph_ADC1 ((uint32_t)0x00000200)
#define RCC_APB2Periph_ADC2 ((uint32_t)0x00000400)
#define RCC_APB2Periph_TIM1 ((uint32_t)0x00000800)
#define RCC_APB2Periph_SPI1 ((uint32_t)0x00001000)
#define RCC_APB2Periph_TIM8 ((uint32_t)0x00002000)
#define RCC_APB2Periph_USART1 ((uint32_t)0x00004000)
#define RCC_APB2Periph_ADC3 ((uint32_t)0x00008000)
#define RCC_APB2Periph_TIM15 ((uint32_t)0x00010000)
#define RCC_APB2Periph_TIM16 ((uint32_t)0x00020000)
#define RCC_APB2Periph_TIM17 ((uint32_t)0x00040000)
#define RCC_APB2Periph_TIM9 ((uint32_t)0x00080000)
#define RCC_APB2Periph_TIM10 ((uint32_t)0x00100000)
#define RCC_APB2Periph_TIM11 ((uint32_t)0x00200000)
#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFC00002) == 0x00) && ((PERIPH) != 0x00))
/**
* @}
*/
/** @defgroup APB1_peripheral
* @{
*/
#define RCC_APB1Periph_TIM2 ((uint32_t)0x00000001)
#define RCC_APB1Periph_TIM3 ((uint32_t)0x00000002)
#define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004)
#define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008)
#define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010)
#define RCC_APB1Periph_TIM7 ((uint32_t)0x00000020)
#define RCC_APB1Periph_TIM12 ((uint32_t)0x00000040)
#define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080)
#define RCC_APB1Periph_TIM14 ((uint32_t)0x00000100)
#define RCC_APB1Periph_WWDG ((uint32_t)0x00000800)
#define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000)
#define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000)
#define RCC_APB1Periph_USART2 ((uint32_t)0x00020000)
#define RCC_APB1Periph_USART3 ((uint32_t)0x00040000)
#define RCC_APB1Periph_UART4 ((uint32_t)0x00080000)
#define RCC_APB1Periph_UART5 ((uint32_t)0x00100000)
#define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000)
#define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000)
#define RCC_APB1Periph_USB ((uint32_t)0x00800000)
#define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000)
#define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000)
#define RCC_APB1Periph_BKP ((uint32_t)0x08000000)
#define RCC_APB1Periph_PWR ((uint32_t)0x10000000)
#define RCC_APB1Periph_DAC ((uint32_t)0x20000000)
#define RCC_APB1Periph_CEC ((uint32_t)0x40000000)
#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x81013600) == 0x00) && ((PERIPH) != 0x00))
/**
* @}
*/
/** @defgroup Clock_source_to_output_on_MCO_pin
* @{
*/
#define RCC_MCO_NoClock ((uint8_t)0x00)
#define RCC_MCO_SYSCLK ((uint8_t)0x04)
#define RCC_MCO_HSI ((uint8_t)0x05)
#define RCC_MCO_HSE ((uint8_t)0x06)
#define RCC_MCO_PLLCLK_Div2 ((uint8_t)0x07)
#ifndef STM32F10X_CL
#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || \
((MCO) == RCC_MCO_SYSCLK) || ((MCO) == RCC_MCO_HSE) || \
((MCO) == RCC_MCO_PLLCLK_Div2))
#else
#define RCC_MCO_PLL2CLK ((uint8_t)0x08)
#define RCC_MCO_PLL3CLK_Div2 ((uint8_t)0x09)
#define RCC_MCO_XT1 ((uint8_t)0x0A)
#define RCC_MCO_PLL3CLK ((uint8_t)0x0B)
#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || \
((MCO) == RCC_MCO_SYSCLK) || ((MCO) == RCC_MCO_HSE) || \
((MCO) == RCC_MCO_PLLCLK_Div2) || ((MCO) == RCC_MCO_PLL2CLK) || \
((MCO) == RCC_MCO_PLL3CLK_Div2) || ((MCO) == RCC_MCO_XT1) || \
((MCO) == RCC_MCO_PLL3CLK))
#endif /* STM32F10X_CL */
/**
* @}
*/
/** @defgroup RCC_Flag
* @{
*/
#define RCC_FLAG_HSIRDY ((uint8_t)0x21)
#define RCC_FLAG_HSERDY ((uint8_t)0x31)
#define RCC_FLAG_PLLRDY ((uint8_t)0x39)
#define RCC_FLAG_LSERDY ((uint8_t)0x41)
#define RCC_FLAG_LSIRDY ((uint8_t)0x61)
#define RCC_FLAG_PINRST ((uint8_t)0x7A)
#define RCC_FLAG_PORRST ((uint8_t)0x7B)
#define RCC_FLAG_SFTRST ((uint8_t)0x7C)
#define RCC_FLAG_IWDGRST ((uint8_t)0x7D)
#define RCC_FLAG_WWDGRST ((uint8_t)0x7E)
#define RCC_FLAG_LPWRRST ((uint8_t)0x7F)
#ifndef STM32F10X_CL
#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || \
((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || \
((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| \
((FLAG) == RCC_FLAG_LPWRRST))
#else
#define RCC_FLAG_PLL2RDY ((uint8_t)0x3B)
#define RCC_FLAG_PLL3RDY ((uint8_t)0x3D)
#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
((FLAG) == RCC_FLAG_PLL2RDY) || ((FLAG) == RCC_FLAG_PLL3RDY) || \
((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || \
((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || \
((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| \
((FLAG) == RCC_FLAG_LPWRRST))
#endif /* STM32F10X_CL */
#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
/**
* @}
*/
/**
* @}
*/
/** @defgroup RCC_Exported_Macros
* @{
*/
/**
* @}
*/
/** @defgroup RCC_Exported_Functions
* @{
*/
void RCC_DeInit(void);
void RCC_HSEConfig(uint32_t RCC_HSE);
ErrorStatus RCC_WaitForHSEStartUp(void);
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue);
void RCC_HSICmd(FunctionalState NewState);
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul);
void RCC_PLLCmd(FunctionalState NewState);
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined (STM32F10X_CL)
void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div);
#endif
#ifdef STM32F10X_CL
void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div);
void RCC_PLL2Config(uint32_t RCC_PLL2Mul);
void RCC_PLL2Cmd(FunctionalState NewState);
void RCC_PLL3Config(uint32_t RCC_PLL3Mul);
void RCC_PLL3Cmd(FunctionalState NewState);
#endif /* STM32F10X_CL */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource);
uint8_t RCC_GetSYSCLKSource(void);
void RCC_HCLKConfig(uint32_t RCC_SYSCLK);
void RCC_PCLK1Config(uint32_t RCC_HCLK);
void RCC_PCLK2Config(uint32_t RCC_HCLK);
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState);
#ifndef STM32F10X_CL
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource);
#else
void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource);
#endif /* STM32F10X_CL */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2);
#ifdef STM32F10X_CL
void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource);
void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource);
#endif /* STM32F10X_CL */
void RCC_LSEConfig(uint8_t RCC_LSE);
void RCC_LSICmd(FunctionalState NewState);
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource);
void RCC_RTCCLKCmd(FunctionalState NewState);
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState);
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
#ifdef STM32F10X_CL
void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState);
#endif /* STM32F10X_CL */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
void RCC_BackupResetCmd(FunctionalState NewState);
void RCC_ClockSecuritySystemCmd(FunctionalState NewState);
void RCC_MCOConfig(uint8_t RCC_MCO);
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG);
void RCC_ClearFlag(void);
ITStatus RCC_GetITStatus(uint8_t RCC_IT);
void RCC_ClearITPendingBit(uint8_t RCC_IT);
#ifdef __cplusplus
}
#endif
#endif /* __STM32F10x_RCC_H */
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/lib/system_stm32f10x.h
0,0 → 1,97
/**
******************************************************************************
* @file system_stm32f10x.h
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Header File.
******************************************************************************
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
******************************************************************************
*/
/** @addtogroup CMSIS
* @{
*/
/** @addtogroup stm32f10x_system
* @{
*/
/**
* @brief Define to prevent recursive inclusion
*/
#ifndef __SYSTEM_STM32F10X_H
#define __SYSTEM_STM32F10X_H
#ifdef __cplusplus
extern "C" {
#endif
/** @addtogroup STM32F10x_System_Includes
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F10x_System_Exported_types
* @{
*/
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
/**
* @}
*/
/** @addtogroup STM32F10x_System_Exported_Constants
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F10x_System_Exported_Macros
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F10x_System_Exported_Functions
* @{
*/
extern void SystemInit(void);
extern void SystemCoreClockUpdate(void);
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /*__SYSTEM_STM32F10X_H */
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/startup_stm32f10x_md.s
0,0 → 1,357
/**
******************************************************************************
* @file startup_stm32f10x_md.s
* @author MCD Application Team
* @version V3.3.0
* @date 04/16/2010
* @brief STM32F10x Medium Density Devices vector table for RIDE7 toolchain.
* This module performs:
* - Set the initial SP
* - Set the initial PC == Reset_Handler,
* - Set the vector table entries with the exceptions ISR address
* - Configure the clock system
* - Branches to main in the C library (which eventually
* calls main()).
* After Reset the Cortex-M3 processor is in Thread mode,
* priority is Privileged, and the Stack is set to Main.
*******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
.syntax unified
.cpu cortex-m3
.fpu softvfp
.thumb
.global g_pfnVectors
.global Default_Handler
/* start address for the initialization values of the .data section.
defined in linker script */
.word _sidata
/* start address for the .data section. defined in linker script */
.word _sdata
/* end address for the .data section. defined in linker script */
.word _edata
/* start address for the .bss section. defined in linker script */
.word _sbss
/* end address for the .bss section. defined in linker script */
.word _ebss
.equ BootRAM, 0xF108F85F
/**
* @brief This is the code that gets called when the processor first
* starts execution following a reset event. Only the absolutely
* necessary set is performed, after which the application
* supplied main() routine is called.
* @param None
* @retval : None
*/
.section .text.Reset_Handler
.weak Reset_Handler
.type Reset_Handler, %function
Reset_Handler:
/* Copy the data segment initializers from flash to SRAM */
movs r1, #0
b LoopCopyDataInit
CopyDataInit:
ldr r3, =_sidata
ldr r3, [r3, r1]
str r3, [r0, r1]
adds r1, r1, #4
LoopCopyDataInit:
ldr r0, =_sdata
ldr r3, =_edata
adds r2, r0, r1
cmp r2, r3
bcc CopyDataInit
ldr r2, =_sbss
b LoopFillZerobss
/* Zero fill the bss segment. */
FillZerobss:
movs r3, #0
str r3, [r2], #4
LoopFillZerobss:
ldr r3, = _ebss
cmp r2, r3
bcc FillZerobss
/* Call the clock system intitialization function.*/
bl SystemInit
/* Call the application's entry point.*/
bl main
bx lr
.size Reset_Handler, .-Reset_Handler
/**
* @brief This is the code that gets called when the processor receives an
* unexpected interrupt. This simply enters an infinite loop, preserving
* the system state for examination by a debugger.
* @param None
* @retval None
*/
.section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
b Infinite_Loop
.size Default_Handler, .-Default_Handler
/******************************************************************************
*
* The minimal vector table for a Cortex M3. Note that the proper constructs
* must be placed on this to ensure that it ends up at physical address
* 0x0000.0000.
*
******************************************************************************/
.section .isr_vector,"a",%progbits
.type g_pfnVectors, %object
.size g_pfnVectors, .-g_pfnVectors
g_pfnVectors:
.word _estack
.word Reset_Handler
.word NMI_Handler
.word HardFault_Handler
.word MemManage_Handler
.word BusFault_Handler
.word UsageFault_Handler
.word 0
.word 0
.word 0
.word 0
.word SVC_Handler
.word DebugMon_Handler
.word 0
.word PendSV_Handler
.word SysTick_Handler
.word WWDG_IRQHandler
.word PVD_IRQHandler
.word TAMPER_IRQHandler
.word RTC_IRQHandler
.word FLASH_IRQHandler
.word RCC_IRQHandler
.word EXTI0_IRQHandler
.word EXTI1_IRQHandler
.word EXTI2_IRQHandler
.word EXTI3_IRQHandler
.word EXTI4_IRQHandler
.word DMA1_Channel1_IRQHandler
.word DMA1_Channel2_IRQHandler
.word DMA1_Channel3_IRQHandler
.word DMA1_Channel4_IRQHandler
.word DMA1_Channel5_IRQHandler
.word DMA1_Channel6_IRQHandler
.word DMA1_Channel7_IRQHandler
.word ADC1_2_IRQHandler
.word USB_HP_CAN1_TX_IRQHandler
.word USB_LP_CAN1_RX0_IRQHandler
.word CAN1_RX1_IRQHandler
.word CAN1_SCE_IRQHandler
.word EXTI9_5_IRQHandler
.word TIM1_BRK_IRQHandler
.word TIM1_UP_IRQHandler
.word TIM1_TRG_COM_IRQHandler
.word TIM1_CC_IRQHandler
.word TIM2_IRQHandler
.word TIM3_IRQHandler
.word TIM4_IRQHandler
.word I2C1_EV_IRQHandler
.word I2C1_ER_IRQHandler
.word I2C2_EV_IRQHandler
.word I2C2_ER_IRQHandler
.word SPI1_IRQHandler
.word SPI2_IRQHandler
.word USART1_IRQHandler
.word USART2_IRQHandler
.word USART3_IRQHandler
.word EXTI15_10_IRQHandler
.word RTCAlarm_IRQHandler
.word USBWakeUp_IRQHandler
.word 0
.word 0
.word 0
.word 0
.word 0
.word 0
.word 0
.word BootRAM /* @0x108. This is for boot in RAM mode for
STM32F10x Medium Density devices. */
/*******************************************************************************
*
* Provide weak aliases for each Exception handler to the Default_Handler.
* As they are weak aliases, any function with the same name will override
* this definition.
*
*******************************************************************************/
.weak NMI_Handler
.thumb_set NMI_Handler,Default_Handler
.weak HardFault_Handler
.thumb_set HardFault_Handler,Default_Handler
.weak MemManage_Handler
.thumb_set MemManage_Handler,Default_Handler
.weak BusFault_Handler
.thumb_set BusFault_Handler,Default_Handler
.weak UsageFault_Handler
.thumb_set UsageFault_Handler,Default_Handler
.weak SVC_Handler
.thumb_set SVC_Handler,Default_Handler
.weak DebugMon_Handler
.thumb_set DebugMon_Handler,Default_Handler
.weak PendSV_Handler
.thumb_set PendSV_Handler,Default_Handler
.weak SysTick_Handler
.thumb_set SysTick_Handler,Default_Handler
.weak WWDG_IRQHandler
.thumb_set WWDG_IRQHandler,Default_Handler
.weak PVD_IRQHandler
.thumb_set PVD_IRQHandler,Default_Handler
.weak TAMPER_IRQHandler
.thumb_set TAMPER_IRQHandler,Default_Handler
.weak RTC_IRQHandler
.thumb_set RTC_IRQHandler,Default_Handler
.weak FLASH_IRQHandler
.thumb_set FLASH_IRQHandler,Default_Handler
.weak RCC_IRQHandler
.thumb_set RCC_IRQHandler,Default_Handler
.weak EXTI0_IRQHandler
.thumb_set EXTI0_IRQHandler,Default_Handler
.weak EXTI1_IRQHandler
.thumb_set EXTI1_IRQHandler,Default_Handler
.weak EXTI2_IRQHandler
.thumb_set EXTI2_IRQHandler,Default_Handler
.weak EXTI3_IRQHandler
.thumb_set EXTI3_IRQHandler,Default_Handler
.weak EXTI4_IRQHandler
.thumb_set EXTI4_IRQHandler,Default_Handler
.weak DMA1_Channel1_IRQHandler
.thumb_set DMA1_Channel1_IRQHandler,Default_Handler
.weak DMA1_Channel2_IRQHandler
.thumb_set DMA1_Channel2_IRQHandler,Default_Handler
.weak DMA1_Channel3_IRQHandler
.thumb_set DMA1_Channel3_IRQHandler,Default_Handler
.weak DMA1_Channel4_IRQHandler
.thumb_set DMA1_Channel4_IRQHandler,Default_Handler
.weak DMA1_Channel5_IRQHandler
.thumb_set DMA1_Channel5_IRQHandler,Default_Handler
.weak DMA1_Channel6_IRQHandler
.thumb_set DMA1_Channel6_IRQHandler,Default_Handler
.weak DMA1_Channel7_IRQHandler
.thumb_set DMA1_Channel7_IRQHandler,Default_Handler
.weak ADC1_2_IRQHandler
.thumb_set ADC1_2_IRQHandler,Default_Handler
.weak USB_HP_CAN1_TX_IRQHandler
.thumb_set USB_HP_CAN1_TX_IRQHandler,Default_Handler
.weak USB_LP_CAN1_RX0_IRQHandler
.thumb_set USB_LP_CAN1_RX0_IRQHandler,Default_Handler
.weak CAN1_RX1_IRQHandler
.thumb_set CAN1_RX1_IRQHandler,Default_Handler
.weak CAN1_SCE_IRQHandler
.thumb_set CAN1_SCE_IRQHandler,Default_Handler
.weak EXTI9_5_IRQHandler
.thumb_set EXTI9_5_IRQHandler,Default_Handler
.weak TIM1_BRK_IRQHandler
.thumb_set TIM1_BRK_IRQHandler,Default_Handler
.weak TIM1_UP_IRQHandler
.thumb_set TIM1_UP_IRQHandler,Default_Handler
.weak TIM1_TRG_COM_IRQHandler
.thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler
.weak TIM1_CC_IRQHandler
.thumb_set TIM1_CC_IRQHandler,Default_Handler
.weak TIM2_IRQHandler
.thumb_set TIM2_IRQHandler,Default_Handler
.weak TIM3_IRQHandler
.thumb_set TIM3_IRQHandler,Default_Handler
.weak TIM4_IRQHandler
.thumb_set TIM4_IRQHandler,Default_Handler
.weak I2C1_EV_IRQHandler
.thumb_set I2C1_EV_IRQHandler,Default_Handler
.weak I2C1_ER_IRQHandler
.thumb_set I2C1_ER_IRQHandler,Default_Handler
.weak I2C2_EV_IRQHandler
.thumb_set I2C2_EV_IRQHandler,Default_Handler
.weak I2C2_ER_IRQHandler
.thumb_set I2C2_ER_IRQHandler,Default_Handler
.weak SPI1_IRQHandler
.thumb_set SPI1_IRQHandler,Default_Handler
.weak SPI2_IRQHandler
.thumb_set SPI2_IRQHandler,Default_Handler
.weak USART1_IRQHandler
.thumb_set USART1_IRQHandler,Default_Handler
.weak USART2_IRQHandler
.thumb_set USART2_IRQHandler,Default_Handler
.weak USART3_IRQHandler
.thumb_set USART3_IRQHandler,Default_Handler
.weak EXTI15_10_IRQHandler
.thumb_set EXTI15_10_IRQHandler,Default_Handler
.weak RTCAlarm_IRQHandler
.thumb_set RTCAlarm_IRQHandler,Default_Handler
.weak USBWakeUp_IRQHandler
.thumb_set USBWakeUp_IRQHandler,Default_Handler
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/stm32_128K_20K.ld
0,0 → 1,156
/*
*****************************************************************************
** File : stm32_flash.ld
**
** Abstract : Linker script for STM32F103 Device with
** 128KByte FLASH, 20KByte RAM
**
** Set heap size, stack size and stack location according
** to application requirements.
**
** Set memory bank area and size if external memory is used.
**
** Target : STMicroelectronics STM32
**
*****************************************************************************
*/
/* Entry Point */
ENTRY(Reset_Handler)
/* Highest address of the user mode stack */
_estack = 0x20005000; /* end of 8K RAM */
/* Generate a link error if heap and stack don't fit into RAM */
_Min_Heap_Size = 0; /* required amount of heap */
_Min_Stack_Size = 0x800; /* required amount of stack */
/* Specify the memory areas */
MEMORY
{
FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 128K
RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 20K
MEMORY_B1 (rx) : ORIGIN = 0x60000000, LENGTH = 0K
}
/* Define output sections */
SECTIONS
{
/* The startup code goes first into FLASH */
.isr_vector :
{
. = ALIGN(4);
KEEP(*(.isr_vector)) /* Startup code */
. = ALIGN(4);
} >FLASH
/* The program code and other data goes into FLASH */
.text :
{
. = ALIGN(4);
*(.text) /* .text sections (code) */
*(.text*) /* .text* sections (code) */
*(.rodata) /* .rodata sections (constants, strings, etc.) */
*(.rodata*) /* .rodata* sections (constants, strings, etc.) */
*(.glue_7) /* glue arm to thumb code */
*(.glue_7t) /* glue thumb to arm code */
KEEP (*(.init))
KEEP (*(.fini))
. = ALIGN(4);
_etext = .; /* define a global symbols at end of code */
} >FLASH
.ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >FLASH
.ARM : {
__exidx_start = .;
*(.ARM.exidx*)
__exidx_end = .;
} >FLASH
.ARM.attributes 0 : { *(.ARM.attributes) }
.preinit_array :
{
PROVIDE_HIDDEN (__preinit_array_start = .);
KEEP (*(.preinit_array*))
PROVIDE_HIDDEN (__preinit_array_end = .);
} >FLASH
.init_array :
{
PROVIDE_HIDDEN (__init_array_start = .);
KEEP (*(SORT(.init_array.*)))
KEEP (*(.init_array*))
PROVIDE_HIDDEN (__init_array_end = .);
} >FLASH
.fini_array :
{
PROVIDE_HIDDEN (__fini_array_start = .);
KEEP (*(.fini_array*))
KEEP (*(SORT(.fini_array.*)))
PROVIDE_HIDDEN (__fini_array_end = .);
} >FLASH
/* used by the startup to initialize data */
_sidata = .;
/* Initialized data sections goes into RAM, load LMA copy after code */
.data : AT ( _sidata )
{
. = ALIGN(4);
_sdata = .; /* create a global symbol at data start */
*(.data) /* .data sections */
*(.data*) /* .data* sections */
. = ALIGN(4);
_edata = .; /* define a global symbol at data end */
} >RAM
/* Uninitialized data section */
. = ALIGN(4);
.bss :
{
/* This is used by the startup in order to initialize the .bss secion */
_sbss = .; /* define a global symbol at bss start */
__bss_start__ = _sbss;
*(.bss)
*(.bss*)
*(COMMON)
. = ALIGN(4);
_ebss = .; /* define a global symbol at bss end */
__bss_end__ = _ebss;
} >RAM
PROVIDE ( end = _ebss );
PROVIDE ( _end = _ebss );
/* User_heap_stack section, used to check that there is enough RAM left */
._user_heap_stack :
{
. = ALIGN(4);
. = . + _Min_Heap_Size;
. = . + _Min_Stack_Size;
. = ALIGN(4);
} >RAM
/* MEMORY_bank1 section, code must be located here explicitly */
/* Example: extern int foo(void) __attribute__ ((section (".mb1text"))); */
.memory_b1_text :
{
*(.mb1text) /* .mb1text sections (code) */
*(.mb1text*) /* .mb1text* sections (code) */
*(.mb1rodata) /* read-only data (constants) */
*(.mb1rodata*)
} >MEMORY_B1
/* Remove information from the standard libraries */
/DISCARD/ :
{
libc.a ( * )
libm.a ( * )
libgcc.a ( * )
}
}

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/stm32_128K_8K_vl.ld
0,0 → 1,170
/*
*****************************************************************************
**
** File : stm32_flash.ld
**
** Abstract : Linker script for STM32F100VB Device with
** 128KByte FLASH, 8KByte RAM
**
** Set heap size, stack size and stack location according
** to application requirements.
**
** Set memory bank area and size if external memory is used.
**
** Target : STMicroelectronics STM32
**
** Environment : Atollic TrueSTUDIO(R)
**
** Distribution: The file is distributed “as is,” without any warranty
** of any kind.
**
** (c)Copyright Atollic AB.
** You may use this file as-is or modify it according to the needs of your
** project. Distribution of this file (unmodified or modified) is not
** permitted. Atollic AB permit registered Atollic TrueSTUDIO(R) users the
** rights to distribute the assembled, compiled & linked contents of this
** file as part of an application binary file, provided that it is built
** using the Atollic TrueSTUDIO(R) toolchain.
**
*****************************************************************************
*/
/* Entry Point */
ENTRY(Reset_Handler)
/* Highest address of the user mode stack */
_estack = 0x20002000; /* end of 8K RAM */
/* Generate a link error if heap and stack don't fit into RAM */
_Min_Heap_Size = 0; /* required amount of heap */
_Min_Stack_Size = 0x800; /* required amount of stack */
/* Specify the memory areas */
MEMORY
{
FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 128K
RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 8K
MEMORY_B1 (rx) : ORIGIN = 0x60000000, LENGTH = 0K
}
/* Define output sections */
SECTIONS
{
/* The startup code goes first into FLASH */
.isr_vector :
{
. = ALIGN(4);
KEEP(*(.isr_vector)) /* Startup code */
. = ALIGN(4);
} >FLASH
/* The program code and other data goes into FLASH */
.text :
{
. = ALIGN(4);
*(.text) /* .text sections (code) */
*(.text*) /* .text* sections (code) */
*(.rodata) /* .rodata sections (constants, strings, etc.) */
*(.rodata*) /* .rodata* sections (constants, strings, etc.) */
*(.glue_7) /* glue arm to thumb code */
*(.glue_7t) /* glue thumb to arm code */
KEEP (*(.init))
KEEP (*(.fini))
. = ALIGN(4);
_etext = .; /* define a global symbols at end of code */
} >FLASH
.ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >FLASH
.ARM : {
__exidx_start = .;
*(.ARM.exidx*)
__exidx_end = .;
} >FLASH
.ARM.attributes 0 : { *(.ARM.attributes) }
.preinit_array :
{
PROVIDE_HIDDEN (__preinit_array_start = .);
KEEP (*(.preinit_array*))
PROVIDE_HIDDEN (__preinit_array_end = .);
} >FLASH
.init_array :
{
PROVIDE_HIDDEN (__init_array_start = .);
KEEP (*(SORT(.init_array.*)))
KEEP (*(.init_array*))
PROVIDE_HIDDEN (__init_array_end = .);
} >FLASH
.fini_array :
{
PROVIDE_HIDDEN (__fini_array_start = .);
KEEP (*(.fini_array*))
KEEP (*(SORT(.fini_array.*)))
PROVIDE_HIDDEN (__fini_array_end = .);
} >FLASH
/* used by the startup to initialize data */
_sidata = .;
/* Initialized data sections goes into RAM, load LMA copy after code */
.data : AT ( _sidata )
{
. = ALIGN(4);
_sdata = .; /* create a global symbol at data start */
*(.data) /* .data sections */
*(.data*) /* .data* sections */
. = ALIGN(4);
_edata = .; /* define a global symbol at data end */
} >RAM
/* Uninitialized data section */
. = ALIGN(4);
.bss :
{
/* This is used by the startup in order to initialize the .bss secion */
_sbss = .; /* define a global symbol at bss start */
__bss_start__ = _sbss;
*(.bss)
*(.bss*)
*(COMMON)
. = ALIGN(4);
_ebss = .; /* define a global symbol at bss end */
__bss_end__ = _ebss;
} >RAM
PROVIDE ( end = _ebss );
PROVIDE ( _end = _ebss );
/* User_heap_stack section, used to check that there is enough RAM left */
._user_heap_stack :
{
. = ALIGN(4);
. = . + _Min_Heap_Size;
. = . + _Min_Stack_Size;
. = ALIGN(4);
} >RAM
/* MEMORY_bank1 section, code must be located here explicitly */
/* Example: extern int foo(void) __attribute__ ((section (".mb1text"))); */
.memory_b1_text :
{
*(.mb1text) /* .mb1text sections (code) */
*(.mb1text*) /* .mb1text* sections (code) */
*(.mb1rodata) /* read-only data (constants) */
*(.mb1rodata*)
} >MEMORY_B1
/* Remove information from the standard libraries */
/DISCARD/ :
{
libc.a ( * )
libm.a ( * )
libgcc.a ( * )
}
}

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/stm32_512K_64K.ld
0,0 → 1,156
/*
*****************************************************************************
** File : stm32_flash.ld
**
** Abstract : Linker script for STM32F103 Device with
** 512KByte FLASH, 64KByte RAM
**
** Set heap size, stack size and stack location according
** to application requirements.
**
** Set memory bank area and size if external memory is used.
**
** Target : STMicroelectronics STM32
**
*****************************************************************************
*/
/* Entry Point */
ENTRY(Reset_Handler)
/* Highest address of the user mode stack */
_estack = 0x20010000; /* end of 64K RAM */
/* Generate a link error if heap and stack don't fit into RAM */
_Min_Heap_Size = 0; /* required amount of heap */
_Min_Stack_Size = 0x1000; /* required amount of stack */
/* Specify the memory areas */
MEMORY
{
FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 512K
RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 64K
MEMORY_B1 (rx) : ORIGIN = 0x60000000, LENGTH = 0K
}
/* Define output sections */
SECTIONS
{
/* The startup code goes first into FLASH */
.isr_vector :
{
. = ALIGN(4);
KEEP(*(.isr_vector)) /* Startup code */
. = ALIGN(4);
} >FLASH
/* The program code and other data goes into FLASH */
.text :
{
. = ALIGN(4);
*(.text) /* .text sections (code) */
*(.text*) /* .text* sections (code) */
*(.rodata) /* .rodata sections (constants, strings, etc.) */
*(.rodata*) /* .rodata* sections (constants, strings, etc.) */
*(.glue_7) /* glue arm to thumb code */
*(.glue_7t) /* glue thumb to arm code */
KEEP (*(.init))
KEEP (*(.fini))
. = ALIGN(4);
_etext = .; /* define a global symbols at end of code */
} >FLASH
.ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >FLASH
.ARM : {
__exidx_start = .;
*(.ARM.exidx*)
__exidx_end = .;
} >FLASH
.ARM.attributes 0 : { *(.ARM.attributes) }
.preinit_array :
{
PROVIDE_HIDDEN (__preinit_array_start = .);
KEEP (*(.preinit_array*))
PROVIDE_HIDDEN (__preinit_array_end = .);
} >FLASH
.init_array :
{
PROVIDE_HIDDEN (__init_array_start = .);
KEEP (*(SORT(.init_array.*)))
KEEP (*(.init_array*))
PROVIDE_HIDDEN (__init_array_end = .);
} >FLASH
.fini_array :
{
PROVIDE_HIDDEN (__fini_array_start = .);
KEEP (*(.fini_array*))
KEEP (*(SORT(.fini_array.*)))
PROVIDE_HIDDEN (__fini_array_end = .);
} >FLASH
/* used by the startup to initialize data */
_sidata = .;
/* Initialized data sections goes into RAM, load LMA copy after code */
.data : AT ( _sidata )
{
. = ALIGN(4);
_sdata = .; /* create a global symbol at data start */
*(.data) /* .data sections */
*(.data*) /* .data* sections */
. = ALIGN(4);
_edata = .; /* define a global symbol at data end */
} >RAM
/* Uninitialized data section */
. = ALIGN(4);
.bss :
{
/* This is used by the startup in order to initialize the .bss secion */
_sbss = .; /* define a global symbol at bss start */
__bss_start__ = _sbss;
*(.bss)
*(.bss*)
*(COMMON)
. = ALIGN(4);
_ebss = .; /* define a global symbol at bss end */
__bss_end__ = _ebss;
} >RAM
PROVIDE ( end = _ebss );
PROVIDE ( _end = _ebss );
/* User_heap_stack section, used to check that there is enough RAM left */
._user_heap_stack :
{
. = ALIGN(4);
. = . + _Min_Heap_Size;
. = . + _Min_Stack_Size;
. = ALIGN(4);
} >RAM
/* MEMORY_bank1 section, code must be located here explicitly */
/* Example: extern int foo(void) __attribute__ ((section (".mb1text"))); */
.memory_b1_text :
{
*(.mb1text) /* .mb1text sections (code) */
*(.mb1text*) /* .mb1text* sections (code) */
*(.mb1rodata) /* read-only data (constants) */
*(.mb1rodata*)
} >MEMORY_B1
/* Remove information from the standard libraries */
/DISCARD/ :
{
libc.a ( * )
libm.a ( * )
libgcc.a ( * )
}
}

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/stm32f10x_conf.h
0,0 → 1,77
/**
******************************************************************************
* @file Project/STM32F10x_StdPeriph_Template/stm32f10x_conf.h
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief Library configuration file.
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F10x_CONF_H
#define __STM32F10x_CONF_H
/* Includes ------------------------------------------------------------------*/
/* Uncomment the line below to enable peripheral header file inclusion */
/* #include "stm32f10x_adc.h" */
/* #include "stm32f10x_bkp.h" */
/* #include "stm32f10x_can.h" */
/* #include "stm32f10x_cec.h" */
/* #include "stm32f10x_crc.h" */
/* #include "stm32f10x_dac.h" */
/* #include "stm32f10x_dbgmcu.h" */
//!!#include "stm32f10x_dma.h"
//!!#include "stm32f10x_exti.h"
//!!#include "stm32f10x_flash.h"
//!!#include "stm32f10x_fsmc.h"
#include "stm32f10x_gpio.h"
/*#include "stm32f10x_i2c.h"*/
/* #include "stm32f10x_iwdg.h" */
/* #include "stm32f10x_pwr.h" */
#include "stm32f10x_rcc.h"
/* #include "stm32f10x_rtc.h" */
/* #include "stm32f10x_sdio.h" */
//!!#include "stm32f10x_spi.h"
/* #include "stm32f10x_tim.h" */
//!!#include "stm32f10x_usart.h"
/* #include "stm32f10x_wwdg.h" */
#include "misc.h" /* High level functions for NVIC and SysTick (add-on to CMSIS functions) */
/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/
/* Uncomment the line below to expanse the "assert_param" macro in the
Standard Peripheral Library drivers code */
//#define USE_FULL_ASSERT 1
/* Exported macro ------------------------------------------------------------*/
#ifdef USE_FULL_ASSERT
/**
* @brief The assert_param macro is used for function's parameters check.
* @param expr: If expr is false, it calls assert_failed function
* which reports the name of the source file and the source
* line number of the call that failed.
* If expr is true, it returns no value.
* @retval None
*/
#define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__))
/* Exported functions ------------------------------------------------------- */
void assert_failed(uint8_t* file, uint32_t line);
#else
#define assert_param(expr) ((void)0)
#endif /* USE_FULL_ASSERT */
#endif /* __STM32F10x_CONF_H */
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/stm32f10x_it.c
0,0 → 1,166
/**
******************************************************************************
* @file GPIO/IOToggle/stm32f10x_it.c
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief Main Interrupt Service Routines.
* This file provides template for all exceptions handler and peripherals
* interrupt service routine.
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x_it.h"
/** @addtogroup STM32F10x_StdPeriph_Examples
* @{
*/
/** @addtogroup GPIO_IOToggle
* @{
*/
/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
/******************************************************************************/
/* Cortex-M3 Processor Exceptions Handlers */
/******************************************************************************/
/**
* @brief This function handles NMI exception.
* @param None
* @retval None
*/
void NMI_Handler(void)
{
}
/**
* @brief This function handles Hard Fault exception.
* @param None
* @retval None
*/
void HardFault_Handler(void)
{
/* Go to infinite loop when Hard Fault exception occurs */
while (1)
{
}
}
/**
* @brief This function handles Memory Manage exception.
* @param None
* @retval None
*/
void MemManage_Handler(void)
{
/* Go to infinite loop when Memory Manage exception occurs */
while (1)
{
}
}
/**
* @brief This function handles Bus Fault exception.
* @param None
* @retval None
*/
void BusFault_Handler(void)
{
/* Go to infinite loop when Bus Fault exception occurs */
while (1)
{
}
}
/**
* @brief This function handles Usage Fault exception.
* @param None
* @retval None
*/
void UsageFault_Handler(void)
{
/* Go to infinite loop when Usage Fault exception occurs */
while (1)
{
}
}
/**
* @brief This function handles SVCall exception.
* @param None
* @retval None
*/
void SVC_Handler(void)
{
}
/**
* @brief This function handles Debug Monitor exception.
* @param None
* @retval None
*/
void DebugMon_Handler(void)
{
}
/**
* @brief This function handles PendSV_Handler exception.
* @param None
* @retval None
*/
void PendSV_Handler(void)
{
}
/**
* @brief This function handles SysTick Handler.
* @param None
* @retval None
*/
void SysTick_Handler(void)
{
}
/******************************************************************************/
/* STM32F10x Peripherals Interrupt Handlers */
/* Add here the Interrupt Handler for the used peripheral(s) (PPP), for the */
/* available peripheral interrupt handler's name please refer to the startup */
/* file (startup_stm32f10x_xx.s). */
/******************************************************************************/
/**
* @brief This function handles PPP interrupt request.
* @param None
* @retval None
*/
/*void PPP_IRQHandler(void)
{
}*/
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/LED_blink/stm32f10x_it.h
0,0 → 1,45
/**
******************************************************************************
* @file GPIO/IOToggle/stm32f10x_it.h
* @author MCD Application Team
* @version V3.4.0
* @date 10/15/2010
* @brief This file contains the headers of the interrupt handlers.
******************************************************************************
* @copy
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F10x_IT_H
#define __STM32F10x_IT_H
/* Includes ------------------------------------------------------------------*/
#include "stm32f10x.h"
/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/
/* Exported macro ------------------------------------------------------------*/
/* Exported functions ------------------------------------------------------- */
void NMI_Handler(void);
void HardFault_Handler(void);
void MemManage_Handler(void);
void BusFault_Handler(void);
void UsageFault_Handler(void);
void SVC_Handler(void);
void DebugMon_Handler(void);
void PendSV_Handler(void);
void SysTick_Handler(void);
#endif /* __STM32F10x_IT_H */
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STBLLIB.dll
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STMFlashLoader.exe
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Conf/Default.conf
0,0 → 1,75
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : Default.conf
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : Defines the default parameters configuration
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[INTERFACE]
comm_int=0
[Serial]
PortNumber=0
BaudRate=2
DataBits=3
Parity=2
StopBits=0
TimeOut=4
Echo=0
[MCUs]
f1=STM32F1
f2=STR75x
f3=STM8
f4=STR91xFA
[f1]
ADDR_RAM_SIZE =1FFFF7E2;
ADDR_FLASH_SIZE=1FFFF7E0;
[f2]
AN=AN2430
Title=STR75x System Memory boot mode
ADDR_RAM_SIZE =FFFFFFFF;
ADDR_FLASH_SIZE=FFFFFFFF;
[f3]
ADDR_RAM_SIZE =FFFFFFFF;
ADDR_FLASH_SIZE=FFFFFFFF;
[f4]
ADDR_RAM_SIZE =FFFFFFFF;
ADDR_FLASH_SIZE=FFFFFFFF;
[Operation]
Index=0
Verify=1
Run=0
Optimize=1
EROP=0
DisEna=1
RW=1
RunAddress=8000
Family=0
ApplyOPB=0
EraseDnLoad=2
[Files]
DownloadExt=*.hex
UploadExt=*.hex
OPBExt=*.bin
Download=
Upload=
OPBFile=

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Files.dll
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Connectivity-line_128K.STmap
0,0 → 1,475
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Connectivity-line_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Connectivity-line_128K
PID=0418
FlashSize=0080 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0020 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Connectivity-line_256K.STmap
0,0 → 1,922
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Connectivity-line_256K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Connectivity-line_256K
PID=0418
FlashSize=0100 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0040 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Connectivity-line_64K.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Connectivity-line_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Connectivity-line_64K
PID=0418
FlashSize=0040 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0014 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_High-density_256K.STmap
0,0 → 1,923
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_High-density_256K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_High-density_256K
PID=0414
FlashSize=0100 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0030 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_High-density_384K.STmap
0,0 → 1,1370
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_High-density_384K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_High-density_384K
PID=0414
FlashSize=0180 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0040 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08040000
Size=00000800
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08040800
Size=00000800
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08041000
Size=00000800
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08041800
Size=00000800
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08042000
Size=00000800
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08042800
Size=00000800
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08043000
Size=00000800
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08043800
Size=00000800
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08044000
Size=00000800
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08044800
Size=00000800
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08045000
Size=00000800
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08045800
Size=00000800
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08046000
Size=00000800
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08046800
Size=00000800
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08047000
Size=00000800
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08047800
Size=00000800
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08048000
Size=00000800
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08048800
Size=00000800
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08049000
Size=00000800
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08049800
Size=00000800
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=0804A000
Size=00000800
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=0804A800
Size=00000800
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=0804B000
Size=00000800
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=0804B800
Size=00000800
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=0804C000
Size=00000800
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=0804C800
Size=00000800
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=0804D000
Size=00000800
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=0804D800
Size=00000800
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=0804E000
Size=00000800
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=0804E800
Size=00000800
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=0804F000
Size=00000800
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=0804F800
Size=00000800
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08050000
Size=00000800
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08050800
Size=00000800
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08051000
Size=00000800
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08051800
Size=00000800
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08052000
Size=00000800
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08052800
Size=00000800
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08053000
Size=00000800
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08053800
Size=00000800
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=08054000
Size=00000800
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=08054800
Size=00000800
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=08055000
Size=00000800
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=08055800
Size=00000800
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=08056000
Size=00000800
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=08056800
Size=00000800
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=08057000
Size=00000800
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=08057800
Size=00000800
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=08058000
Size=00000800
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=08058800
Size=00000800
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=08059000
Size=00000800
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=08059800
Size=00000800
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0805A000
Size=00000800
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0805A800
Size=00000800
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0805B000
Size=00000800
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0805B800
Size=00000800
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0805C000
Size=00000800
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0805C800
Size=00000800
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0805D000
Size=00000800
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0805D800
Size=00000800
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0805E000
Size=00000800
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0805E800
Size=00000800
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0805F000
Size=00000800
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0805F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_High-density_512K.STmap
0,0 → 1,1818
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_High-density_512K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_High-density_512K
PID=0414
FlashSize=0200 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0040 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08040000
Size=00000800
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08040800
Size=00000800
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08041000
Size=00000800
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08041800
Size=00000800
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08042000
Size=00000800
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08042800
Size=00000800
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08043000
Size=00000800
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08043800
Size=00000800
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08044000
Size=00000800
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08044800
Size=00000800
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08045000
Size=00000800
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08045800
Size=00000800
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08046000
Size=00000800
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08046800
Size=00000800
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08047000
Size=00000800
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08047800
Size=00000800
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08048000
Size=00000800
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08048800
Size=00000800
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08049000
Size=00000800
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08049800
Size=00000800
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=0804A000
Size=00000800
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=0804A800
Size=00000800
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=0804B000
Size=00000800
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=0804B800
Size=00000800
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=0804C000
Size=00000800
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=0804C800
Size=00000800
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=0804D000
Size=00000800
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=0804D800
Size=00000800
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=0804E000
Size=00000800
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=0804E800
Size=00000800
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=0804F000
Size=00000800
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=0804F800
Size=00000800
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08050000
Size=00000800
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08050800
Size=00000800
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08051000
Size=00000800
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08051800
Size=00000800
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08052000
Size=00000800
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08052800
Size=00000800
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08053000
Size=00000800
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08053800
Size=00000800
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=08054000
Size=00000800
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=08054800
Size=00000800
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=08055000
Size=00000800
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=08055800
Size=00000800
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=08056000
Size=00000800
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=08056800
Size=00000800
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=08057000
Size=00000800
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=08057800
Size=00000800
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=08058000
Size=00000800
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=08058800
Size=00000800
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=08059000
Size=00000800
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=08059800
Size=00000800
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0805A000
Size=00000800
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0805A800
Size=00000800
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0805B000
Size=00000800
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0805B800
Size=00000800
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0805C000
Size=00000800
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0805C800
Size=00000800
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0805D000
Size=00000800
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0805D800
Size=00000800
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0805E000
Size=00000800
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0805E800
Size=00000800
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0805F000
Size=00000800
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0805F800
Size=00000800
Type=111
UFO=111
[Page192]
Name=Page192
Index=C0
Address=08060000
Size=00000800
Type=111
UFO=111
[Page193]
Name=Page193
Index=C1
Address=08060800
Size=00000800
Type=111
UFO=111
[Page194]
Name=Page194
Index=C2
Address=08061000
Size=00000800
Type=111
UFO=111
[Page195]
Name=Page195
Index=C3
Address=08061800
Size=00000800
Type=111
UFO=111
[Page196]
Name=Page196
Index=C4
Address=08062000
Size=00000800
Type=111
UFO=111
[Page197]
Name=Page197
Index=C5
Address=08062800
Size=00000800
Type=111
UFO=111
[Page198]
Name=Page198
Index=C6
Address=08063000
Size=00000800
Type=111
UFO=111
[Page199]
Name=Page199
Index=C7
Address=08063800
Size=00000800
Type=111
UFO=111
[Page200]
Name=Page200
Index=C8
Address=08064000
Size=00000800
Type=111
UFO=111
[Page201]
Name=Page201
Index=C9
Address=08064800
Size=00000800
Type=111
UFO=111
[Page202]
Name=Page202
Index=CA
Address=08065000
Size=00000800
Type=111
UFO=111
[Page203]
Name=Page203
Index=CB
Address=08065800
Size=00000800
Type=111
UFO=111
[Page204]
Name=Page204
Index=CC
Address=08066000
Size=00000800
Type=111
UFO=111
[Page205]
Name=Page205
Index=CD
Address=08066800
Size=00000800
Type=111
UFO=111
[Page206]
Name=Page206
Index=CE
Address=08067000
Size=00000800
Type=111
UFO=111
[Page207]
Name=Page207
Index=CF
Address=08067800
Size=00000800
Type=111
UFO=111
[Page208]
Name=Page208
Index=D0
Address=08068000
Size=00000800
Type=111
UFO=111
[Page209]
Name=Page209
Index=D1
Address=08068800
Size=00000800
Type=111
UFO=111
[Page210]
Name=Page210
Index=D2
Address=08069000
Size=00000800
Type=111
UFO=111
[Page211]
Name=Page211
Index=D3
Address=08069800
Size=00000800
Type=111
UFO=111
[Page212]
Name=Page212
Index=D4
Address=0806A000
Size=00000800
Type=111
UFO=111
[Page213]
Name=Page213
Index=D5
Address=0806A800
Size=00000800
Type=111
UFO=111
[Page214]
Name=Page214
Index=D6
Address=0806B000
Size=00000800
Type=111
UFO=111
[Page215]
Name=Page215
Index=D7
Address=0806B800
Size=00000800
Type=111
UFO=111
[Page216]
Name=Page216
Index=D8
Address=0806C000
Size=00000800
Type=111
UFO=111
[Page217]
Name=Page217
Index=D9
Address=0806C800
Size=00000800
Type=111
UFO=111
[Page218]
Name=Page218
Index=DA
Address=0806D000
Size=00000800
Type=111
UFO=111
[Page219]
Name=Page219
Index=DB
Address=0806D800
Size=00000800
Type=111
UFO=111
[Page220]
Name=Page220
Index=DC
Address=0806E000
Size=00000800
Type=111
UFO=111
[Page221]
Name=Page221
Index=DD
Address=0806E800
Size=00000800
Type=111
UFO=111
[Page222]
Name=Page222
Index=DE
Address=0806F000
Size=00000800
Type=111
UFO=111
[Page223]
Name=Page223
Index=DF
Address=0806F800
Size=00000800
Type=111
UFO=111
[Page224]
Name=Page224
Index=E0
Address=08070000
Size=00000800
Type=111
UFO=111
[Page225]
Name=Page225
Index=E1
Address=08070800
Size=00000800
Type=111
UFO=111
[Page226]
Name=Page226
Index=E2
Address=08071000
Size=00000800
Type=111
UFO=111
[Page227]
Name=Page227
Index=E3
Address=08071800
Size=00000800
Type=111
UFO=111
[Page228]
Name=Page228
Index=E4
Address=08072000
Size=00000800
Type=111
UFO=111
[Page229]
Name=Page229
Index=E5
Address=08072800
Size=00000800
Type=111
UFO=111
[Page230]
Name=Page230
Index=E6
Address=08073000
Size=00000800
Type=111
UFO=111
[Page231]
Name=Page231
Index=E7
Address=08073800
Size=00000800
Type=111
UFO=111
[Page232]
Name=Page232
Index=E8
Address=08074000
Size=00000800
Type=111
UFO=111
[Page233]
Name=Page233
Index=E9
Address=08074800
Size=00000800
Type=111
UFO=111
[Page234]
Name=Page234
Index=EA
Address=08075000
Size=00000800
Type=111
UFO=111
[Page235]
Name=Page235
Index=EB
Address=08075800
Size=00000800
Type=111
UFO=111
[Page236]
Name=Page236
Index=EC
Address=08076000
Size=00000800
Type=111
UFO=111
[Page237]
Name=Page237
Index=ED
Address=08076800
Size=00000800
Type=111
UFO=111
[Page238]
Name=Page238
Index=EE
Address=08077000
Size=00000800
Type=111
UFO=111
[Page239]
Name=Page239
Index=EF
Address=08077800
Size=00000800
Type=111
UFO=111
[Page240]
Name=Page240
Index=F0
Address=08078000
Size=00000800
Type=111
UFO=111
[Page241]
Name=Page241
Index=F1
Address=08078800
Size=00000800
Type=111
UFO=111
[Page242]
Name=Page242
Index=F2
Address=08079000
Size=00000800
Type=111
UFO=111
[Page243]
Name=Page243
Index=F3
Address=08079800
Size=00000800
Type=111
UFO=111
[Page244]
Name=Page244
Index=F4
Address=0807A000
Size=00000800
Type=111
UFO=111
[Page245]
Name=Page245
Index=F5
Address=0807A800
Size=00000800
Type=111
UFO=111
[Page246]
Name=Page246
Index=F6
Address=0807B000
Size=00000800
Type=111
UFO=111
[Page247]
Name=Page247
Index=F7
Address=0807B800
Size=00000800
Type=111
UFO=111
[Page248]
Name=Page248
Index=F8
Address=0807C000
Size=00000800
Type=111
UFO=111
[Page249]
Name=Page249
Index=F9
Address=0807C800
Size=00000800
Type=111
UFO=111
[Page250]
Name=Page250
Index=FA
Address=0807D000
Size=00000800
Type=111
UFO=111
[Page251]
Name=Page251
Index=FB
Address=0807D800
Size=00000800
Type=111
UFO=111
[Page252]
Name=Page252
Index=FC
Address=0807E000
Size=00000800
Type=111
UFO=111
[Page253]
Name=Page253
Index=FD
Address=0807E800
Size=00000800
Type=111
UFO=111
[Page254]
Name=Page254
Index=FE
Address=0807F000
Size=00000800
Type=111
UFO=111
[Page255]
Name=Page255
Index=FF
Address=0807F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Low-density_16K.STmap
0,0 → 1,140
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Low-density_16K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Low-density_16K
PID=0412
FlashSize=0010
RAMSize=0006
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Low-density_32K.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Low-density_32K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Low-density_32K
PID=0412
FlashSize=0020
RAMSize=000A
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Med-density-value_128K.STmap
0,0 → 1,923
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density-value_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density-value_128K
PID=0420
BID=1FFFF7D6
FlashSize=0080
RAMSize=0008
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08010000
Size=00000400
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08010400
Size=00000400
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08010800
Size=00000400
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08010C00
Size=00000400
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08011000
Size=00000400
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08011400
Size=00000400
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08011800
Size=00000400
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08011C00
Size=00000400
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08012000
Size=00000400
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08012400
Size=00000400
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08012800
Size=00000400
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08012C00
Size=00000400
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08013000
Size=00000400
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08013400
Size=00000400
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08013800
Size=00000400
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08013C00
Size=00000400
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08014000
Size=00000400
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08014400
Size=00000400
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08014800
Size=00000400
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08014C00
Size=00000400
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=08015000
Size=00000400
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=08015400
Size=00000400
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=08015800
Size=00000400
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=08015C00
Size=00000400
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=08016000
Size=00000400
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=08016400
Size=00000400
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=08016800
Size=00000400
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=08016C00
Size=00000400
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=08017000
Size=00000400
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=08017400
Size=00000400
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=08017800
Size=00000400
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=08017C00
Size=00000400
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08018000
Size=00000400
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08018400
Size=00000400
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08018800
Size=00000400
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08018C00
Size=00000400
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08019000
Size=00000400
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08019400
Size=00000400
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08019800
Size=00000400
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08019C00
Size=00000400
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=0801A000
Size=00000400
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=0801A400
Size=00000400
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=0801A800
Size=00000400
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=0801AC00
Size=00000400
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=0801B000
Size=00000400
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=0801B400
Size=00000400
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=0801B800
Size=00000400
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=0801BC00
Size=00000400
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=0801C000
Size=00000400
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=0801C400
Size=00000400
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=0801C800
Size=00000400
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=0801CC00
Size=00000400
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0801D000
Size=00000400
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0801D400
Size=00000400
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0801D800
Size=00000400
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0801DC00
Size=00000400
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0801E000
Size=00000400
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0801E400
Size=00000400
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0801E800
Size=00000400
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0801EC00
Size=00000400
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0801F000
Size=00000400
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0801F400
Size=00000400
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0801F800
Size=00000400
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0801FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Med-density-value_64K.STmap
0,0 → 1,475
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density-value_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density-value_64K
PID=0420
BID=1FFFF7D6
FlashSize=0040
RAMSize=0008
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Med-density_128K.STmap
0,0 → 1,922
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density_128K
PID=0410
FlashSize=0080
RAMSize=0014
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08010000
Size=00000400
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08010400
Size=00000400
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08010800
Size=00000400
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08010C00
Size=00000400
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08011000
Size=00000400
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08011400
Size=00000400
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08011800
Size=00000400
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08011C00
Size=00000400
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08012000
Size=00000400
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08012400
Size=00000400
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08012800
Size=00000400
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08012C00
Size=00000400
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08013000
Size=00000400
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08013400
Size=00000400
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08013800
Size=00000400
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08013C00
Size=00000400
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08014000
Size=00000400
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08014400
Size=00000400
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08014800
Size=00000400
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08014C00
Size=00000400
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=08015000
Size=00000400
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=08015400
Size=00000400
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=08015800
Size=00000400
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=08015C00
Size=00000400
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=08016000
Size=00000400
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=08016400
Size=00000400
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=08016800
Size=00000400
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=08016C00
Size=00000400
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=08017000
Size=00000400
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=08017400
Size=00000400
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=08017800
Size=00000400
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=08017C00
Size=00000400
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08018000
Size=00000400
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08018400
Size=00000400
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08018800
Size=00000400
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08018C00
Size=00000400
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08019000
Size=00000400
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08019400
Size=00000400
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08019800
Size=00000400
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08019C00
Size=00000400
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=0801A000
Size=00000400
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=0801A400
Size=00000400
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=0801A800
Size=00000400
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=0801AC00
Size=00000400
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=0801B000
Size=00000400
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=0801B400
Size=00000400
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=0801B800
Size=00000400
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=0801BC00
Size=00000400
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=0801C000
Size=00000400
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=0801C400
Size=00000400
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=0801C800
Size=00000400
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=0801CC00
Size=00000400
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0801D000
Size=00000400
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0801D400
Size=00000400
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0801D800
Size=00000400
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0801DC00
Size=00000400
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0801E000
Size=00000400
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0801E400
Size=00000400
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0801E800
Size=00000400
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0801EC00
Size=00000400
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0801F000
Size=00000400
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0801F400
Size=00000400
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0801F800
Size=00000400
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0801FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_Med-density_64K.STmap
0,0 → 1,474
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density_64K.STmap
PID=0410
FlashSize=0040
RAMSize=0014
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_XL-density_1024K.STmap
0,0 → 1,3611
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_XL-density_1024K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_XL-density_1024K
PID=0430
BID=1FFFF7D6
FlashSize=0400
RAMSize=0060
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08040000
Size=00000800
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08040800
Size=00000800
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08041000
Size=00000800
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08041800
Size=00000800
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08042000
Size=00000800
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08042800
Size=00000800
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08043000
Size=00000800
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08043800
Size=00000800
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08044000
Size=00000800
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08044800
Size=00000800
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08045000
Size=00000800
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08045800
Size=00000800
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08046000
Size=00000800
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08046800
Size=00000800
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08047000
Size=00000800
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08047800
Size=00000800
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08048000
Size=00000800
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08048800
Size=00000800
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08049000
Size=00000800
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08049800
Size=00000800
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=0804A000
Size=00000800
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=0804A800
Size=00000800
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=0804B000
Size=00000800
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=0804B800
Size=00000800
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=0804C000
Size=00000800
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=0804C800
Size=00000800
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=0804D000
Size=00000800
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=0804D800
Size=00000800
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=0804E000
Size=00000800
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=0804E800
Size=00000800
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=0804F000
Size=00000800
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=0804F800
Size=00000800
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08050000
Size=00000800
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08050800
Size=00000800
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08051000
Size=00000800
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08051800
Size=00000800
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08052000
Size=00000800
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08052800
Size=00000800
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08053000
Size=00000800
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08053800
Size=00000800
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=08054000
Size=00000800
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=08054800
Size=00000800
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=08055000
Size=00000800
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=08055800
Size=00000800
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=08056000
Size=00000800
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=08056800
Size=00000800
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=08057000
Size=00000800
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=08057800
Size=00000800
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=08058000
Size=00000800
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=08058800
Size=00000800
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=08059000
Size=00000800
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=08059800
Size=00000800
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0805A000
Size=00000800
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0805A800
Size=00000800
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0805B000
Size=00000800
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0805B800
Size=00000800
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0805C000
Size=00000800
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0805C800
Size=00000800
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0805D000
Size=00000800
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0805D800
Size=00000800
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0805E000
Size=00000800
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0805E800
Size=00000800
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0805F000
Size=00000800
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0805F800
Size=00000800
Type=111
UFO=111
[Page192]
Name=Page192
Index=C0
Address=08060000
Size=00000800
Type=111
UFO=111
[Page193]
Name=Page193
Index=C1
Address=08060800
Size=00000800
Type=111
UFO=111
[Page194]
Name=Page194
Index=C2
Address=08061000
Size=00000800
Type=111
UFO=111
[Page195]
Name=Page195
Index=C3
Address=08061800
Size=00000800
Type=111
UFO=111
[Page196]
Name=Page196
Index=C4
Address=08062000
Size=00000800
Type=111
UFO=111
[Page197]
Name=Page197
Index=C5
Address=08062800
Size=00000800
Type=111
UFO=111
[Page198]
Name=Page198
Index=C6
Address=08063000
Size=00000800
Type=111
UFO=111
[Page199]
Name=Page199
Index=C7
Address=08063800
Size=00000800
Type=111
UFO=111
[Page200]
Name=Page200
Index=C8
Address=08064000
Size=00000800
Type=111
UFO=111
[Page201]
Name=Page201
Index=C9
Address=08064800
Size=00000800
Type=111
UFO=111
[Page202]
Name=Page202
Index=CA
Address=08065000
Size=00000800
Type=111
UFO=111
[Page203]
Name=Page203
Index=CB
Address=08065800
Size=00000800
Type=111
UFO=111
[Page204]
Name=Page204
Index=CC
Address=08066000
Size=00000800
Type=111
UFO=111
[Page205]
Name=Page205
Index=CD
Address=08066800
Size=00000800
Type=111
UFO=111
[Page206]
Name=Page206
Index=CE
Address=08067000
Size=00000800
Type=111
UFO=111
[Page207]
Name=Page207
Index=CF
Address=08067800
Size=00000800
Type=111
UFO=111
[Page208]
Name=Page208
Index=D0
Address=08068000
Size=00000800
Type=111
UFO=111
[Page209]
Name=Page209
Index=D1
Address=08068800
Size=00000800
Type=111
UFO=111
[Page210]
Name=Page210
Index=D2
Address=08069000
Size=00000800
Type=111
UFO=111
[Page211]
Name=Page211
Index=D3
Address=08069800
Size=00000800
Type=111
UFO=111
[Page212]
Name=Page212
Index=D4
Address=0806A000
Size=00000800
Type=111
UFO=111
[Page213]
Name=Page213
Index=D5
Address=0806A800
Size=00000800
Type=111
UFO=111
[Page214]
Name=Page214
Index=D6
Address=0806B000
Size=00000800
Type=111
UFO=111
[Page215]
Name=Page215
Index=D7
Address=0806B800
Size=00000800
Type=111
UFO=111
[Page216]
Name=Page216
Index=D8
Address=0806C000
Size=00000800
Type=111
UFO=111
[Page217]
Name=Page217
Index=D9
Address=0806C800
Size=00000800
Type=111
UFO=111
[Page218]
Name=Page218
Index=DA
Address=0806D000
Size=00000800
Type=111
UFO=111
[Page219]
Name=Page219
Index=DB
Address=0806D800
Size=00000800
Type=111
UFO=111
[Page220]
Name=Page220
Index=DC
Address=0806E000
Size=00000800
Type=111
UFO=111
[Page221]
Name=Page221
Index=DD
Address=0806E800
Size=00000800
Type=111
UFO=111
[Page222]
Name=Page222
Index=DE
Address=0806F000
Size=00000800
Type=111
UFO=111
[Page223]
Name=Page223
Index=DF
Address=0806F800
Size=00000800
Type=111
UFO=111
[Page224]
Name=Page224
Index=E0
Address=08070000
Size=00000800
Type=111
UFO=111
[Page225]
Name=Page225
Index=E1
Address=08070800
Size=00000800
Type=111
UFO=111
[Page226]
Name=Page226
Index=E2
Address=08071000
Size=00000800
Type=111
UFO=111
[Page227]
Name=Page227
Index=E3
Address=08071800
Size=00000800
Type=111
UFO=111
[Page228]
Name=Page228
Index=E4
Address=08072000
Size=00000800
Type=111
UFO=111
[Page229]
Name=Page229
Index=E5
Address=08072800
Size=00000800
Type=111
UFO=111
[Page230]
Name=Page230
Index=E6
Address=08073000
Size=00000800
Type=111
UFO=111
[Page231]
Name=Page231
Index=E7
Address=08073800
Size=00000800
Type=111
UFO=111
[Page232]
Name=Page232
Index=E8
Address=08074000
Size=00000800
Type=111
UFO=111
[Page233]
Name=Page233
Index=E9
Address=08074800
Size=00000800
Type=111
UFO=111
[Page234]
Name=Page234
Index=EA
Address=08075000
Size=00000800
Type=111
UFO=111
[Page235]
Name=Page235
Index=EB
Address=08075800
Size=00000800
Type=111
UFO=111
[Page236]
Name=Page236
Index=EC
Address=08076000
Size=00000800
Type=111
UFO=111
[Page237]
Name=Page237
Index=ED
Address=08076800
Size=00000800
Type=111
UFO=111
[Page238]
Name=Page238
Index=EE
Address=08077000
Size=00000800
Type=111
UFO=111
[Page239]
Name=Page239
Index=EF
Address=08077800
Size=00000800
Type=111
UFO=111
[Page240]
Name=Page240
Index=F0
Address=08078000
Size=00000800
Type=111
UFO=111
[Page241]
Name=Page241
Index=F1
Address=08078800
Size=00000800
Type=111
UFO=111
[Page242]
Name=Page242
Index=F2
Address=08079000
Size=00000800
Type=111
UFO=111
[Page243]
Name=Page243
Index=F3
Address=08079800
Size=00000800
Type=111
UFO=111
[Page244]
Name=Page244
Index=F4
Address=0807A000
Size=00000800
Type=111
UFO=111
[Page245]
Name=Page245
Index=F5
Address=0807A800
Size=00000800
Type=111
UFO=111
[Page246]
Name=Page246
Index=F6
Address=0807B000
Size=00000800
Type=111
UFO=111
[Page247]
Name=Page247
Index=F7
Address=0807B800
Size=00000800
Type=111
UFO=111
[Page248]
Name=Page248
Index=F8
Address=0807C000
Size=00000800
Type=111
UFO=111
[Page249]
Name=Page249
Index=F9
Address=0807C800
Size=00000800
Type=111
UFO=111
[Page250]
Name=Page250
Index=FA
Address=0807D000
Size=00000800
Type=111
UFO=111
[Page251]
Name=Page251
Index=FB
Address=0807D800
Size=00000800
Type=111
UFO=111
[Page252]
Name=Page252
Index=FC
Address=0807E000
Size=00000800
Type=111
UFO=111
[Page253]
Name=Page253
Index=FD
Address=0807E800
Size=00000800
Type=111
UFO=111
[Page254]
Name=Page254
Index=FE
Address=0807F000
Size=00000800
Type=111
UFO=111
[Page255]
Name=Page255
Index=FF
Address=0807F800
Size=00000800
Type=111
UFO=111
[Page256]
Name=Page256
Index=100
Address=08080000
Size=00000800
Type=111
UFO=111
[Page257]
Name=Page257
Index=101
Address=08080800
Size=00000800
Type=111
UFO=111
[Page258]
Name=Page258
Index=102
Address=08081000
Size=00000800
Type=111
UFO=111
[Page259]
Name=Page259
Index=103
Address=08081800
Size=00000800
Type=111
UFO=111
[Page260]
Name=Page260
Index=104
Address=08082000
Size=00000800
Type=111
UFO=111
[Page261]
Name=Page261
Index=105
Address=08082800
Size=00000800
Type=111
UFO=111
[Page262]
Name=Page262
Index=106
Address=08083000
Size=00000800
Type=111
UFO=111
[Page263]
Name=Page263
Index=107
Address=08083800
Size=00000800
Type=111
UFO=111
[Page264]
Name=Page264
Index=108
Address=08084000
Size=00000800
Type=111
UFO=111
[Page265]
Name=Page265
Index=109
Address=08084800
Size=00000800
Type=111
UFO=111
[Page266]
Name=Page266
Index=10A
Address=08085000
Size=00000800
Type=111
UFO=111
[Page267]
Name=Page267
Index=10B
Address=08085800
Size=00000800
Type=111
UFO=111
[Page268]
Name=Page268
Index=10C
Address=08086000
Size=00000800
Type=111
UFO=111
[Page269]
Name=Page269
Index=10D
Address=08086800
Size=00000800
Type=111
UFO=111
[Page270]
Name=Page270
Index=10E
Address=08087000
Size=00000800
Type=111
UFO=111
[Page271]
Name=Page271
Index=10F
Address=08087800
Size=00000800
Type=111
UFO=111
[Page272]
Name=Page272
Index=110
Address=08088000
Size=00000800
Type=111
UFO=111
[Page273]
Name=Page273
Index=111
Address=08088800
Size=00000800
Type=111
UFO=111
[Page274]
Name=Page274
Index=112
Address=08089000
Size=00000800
Type=111
UFO=111
[Page275]
Name=Page275
Index=113
Address=08089800
Size=00000800
Type=111
UFO=111
[Page276]
Name=Page276
Index=114
Address=0808A000
Size=00000800
Type=111
UFO=111
[Page277]
Name=Page277
Index=115
Address=0808A800
Size=00000800
Type=111
UFO=111
[Page278]
Name=Page278
Index=116
Address=0808B000
Size=00000800
Type=111
UFO=111
[Page279]
Name=Page279
Index=117
Address=0808B800
Size=00000800
Type=111
UFO=111
[Page280]
Name=Page280
Index=118
Address=0808C000
Size=00000800
Type=111
UFO=111
[Page281]
Name=Page281
Index=119
Address=0808C800
Size=00000800
Type=111
UFO=111
[Page282]
Name=Page282
Index=11A
Address=0808D000
Size=00000800
Type=111
UFO=111
[Page283]
Name=Page283
Index=11B
Address=0808D800
Size=00000800
Type=111
UFO=111
[Page284]
Name=Page284
Index=11C
Address=0808E000
Size=00000800
Type=111
UFO=111
[Page285]
Name=Page285
Index=11D
Address=0808E800
Size=00000800
Type=111
UFO=111
[Page286]
Name=Page286
Index=11E
Address=0808F000
Size=00000800
Type=111
UFO=111
[Page287]
Name=Page287
Index=11F
Address=0808F800
Size=00000800
Type=111
UFO=111
[Page288]
Name=Page288
Index=120
Address=08090000
Size=00000800
Type=111
UFO=111
[Page289]
Name=Page289
Index=121
Address=08090800
Size=00000800
Type=111
UFO=111
[Page290]
Name=Page290
Index=122
Address=08091000
Size=00000800
Type=111
UFO=111
[Page291]
Name=Page291
Index=123
Address=08091800
Size=00000800
Type=111
UFO=111
[Page292]
Name=Page292
Index=124
Address=08092000
Size=00000800
Type=111
UFO=111
[Page293]
Name=Page293
Index=125
Address=08092800
Size=00000800
Type=111
UFO=111
[Page294]
Name=Page294
Index=126
Address=08093000
Size=00000800
Type=111
UFO=111
[Page295]
Name=Page295
Index=127
Address=08093800
Size=00000800
Type=111
UFO=111
[Page296]
Name=Page296
Index=128
Address=08094000
Size=00000800
Type=111
UFO=111
[Page297]
Name=Page297
Index=129
Address=08094800
Size=00000800
Type=111
UFO=111
[Page298]
Name=Page298
Index=12A
Address=08095000
Size=00000800
Type=111
UFO=111
[Page299]
Name=Page299
Index=12B
Address=08095800
Size=00000800
Type=111
UFO=111
[Page300]
Name=Page300
Index=12C
Address=08096000
Size=00000800
Type=111
UFO=111
[Page301]
Name=Page301
Index=12D
Address=08096800
Size=00000800
Type=111
UFO=111
[Page302]
Name=Page302
Index=12E
Address=08097000
Size=00000800
Type=111
UFO=111
[Page303]
Name=Page303
Index=12F
Address=08097800
Size=00000800
Type=111
UFO=111
[Page304]
Name=Page304
Index=130
Address=08098000
Size=00000800
Type=111
UFO=111
[Page305]
Name=Page305
Index=131
Address=08098800
Size=00000800
Type=111
UFO=111
[Page306]
Name=Page306
Index=132
Address=08099000
Size=00000800
Type=111
UFO=111
[Page307]
Name=Page307
Index=133
Address=08099800
Size=00000800
Type=111
UFO=111
[Page308]
Name=Page308
Index=134
Address=0809A000
Size=00000800
Type=111
UFO=111
[Page309]
Name=Page309
Index=135
Address=0809A800
Size=00000800
Type=111
UFO=111
[Page310]
Name=Page310
Index=136
Address=0809B000
Size=00000800
Type=111
UFO=111
[Page311]
Name=Page311
Index=137
Address=0809B800
Size=00000800
Type=111
UFO=111
[Page312]
Name=Page312
Index=138
Address=0809C000
Size=00000800
Type=111
UFO=111
[Page313]
Name=Page313
Index=139
Address=0809C800
Size=00000800
Type=111
UFO=111
[Page314]
Name=Page314
Index=13A
Address=0809D000
Size=00000800
Type=111
UFO=111
[Page315]
Name=Page315
Index=13B
Address=0809D800
Size=00000800
Type=111
UFO=111
[Page316]
Name=Page316
Index=13C
Address=0809E000
Size=00000800
Type=111
UFO=111
[Page317]
Name=Page317
Index=13D
Address=0809E800
Size=00000800
Type=111
UFO=111
[Page318]
Name=Page318
Index=13E
Address=0809F000
Size=00000800
Type=111
UFO=111
[Page319]
Name=Page319
Index=13F
Address=0809F800
Size=00000800
Type=111
UFO=111
[Page320]
Name=Page320
Index=140
Address=080A0000
Size=00000800
Type=111
UFO=111
[Page321]
Name=Page321
Index=141
Address=080A0800
Size=00000800
Type=111
UFO=111
[Page322]
Name=Page322
Index=142
Address=080A1000
Size=00000800
Type=111
UFO=111
[Page323]
Name=Page323
Index=143
Address=080A1800
Size=00000800
Type=111
UFO=111
[Page324]
Name=Page324
Index=144
Address=080A2000
Size=00000800
Type=111
UFO=111
[Page325]
Name=Page325
Index=145
Address=080A2800
Size=00000800
Type=111
UFO=111
[Page326]
Name=Page326
Index=146
Address=080A3000
Size=00000800
Type=111
UFO=111
[Page327]
Name=Page327
Index=147
Address=080A3800
Size=00000800
Type=111
UFO=111
[Page328]
Name=Page328
Index=148
Address=080A4000
Size=00000800
Type=111
UFO=111
[Page329]
Name=Page329
Index=149
Address=080A4800
Size=00000800
Type=111
UFO=111
[Page330]
Name=Page330
Index=14A
Address=080A5000
Size=00000800
Type=111
UFO=111
[Page331]
Name=Page331
Index=14B
Address=080A5800
Size=00000800
Type=111
UFO=111
[Page332]
Name=Page332
Index=14C
Address=080A6000
Size=00000800
Type=111
UFO=111
[Page333]
Name=Page333
Index=14D
Address=080A6800
Size=00000800
Type=111
UFO=111
[Page334]
Name=Page334
Index=14E
Address=080A7000
Size=00000800
Type=111
UFO=111
[Page335]
Name=Page335
Index=14F
Address=080A7800
Size=00000800
Type=111
UFO=111
[Page336]
Name=Page336
Index=150
Address=080A8000
Size=00000800
Type=111
UFO=111
[Page337]
Name=Page337
Index=151
Address=080A8800
Size=00000800
Type=111
UFO=111
[Page338]
Name=Page338
Index=152
Address=080A9000
Size=00000800
Type=111
UFO=111
[Page339]
Name=Page339
Index=153
Address=080A9800
Size=00000800
Type=111
UFO=111
[Page340]
Name=Page340
Index=154
Address=080AA000
Size=00000800
Type=111
UFO=111
[Page341]
Name=Page341
Index=155
Address=080AA800
Size=00000800
Type=111
UFO=111
[Page342]
Name=Page342
Index=156
Address=080AB000
Size=00000800
Type=111
UFO=111
[Page343]
Name=Page343
Index=157
Address=080AB800
Size=00000800
Type=111
UFO=111
[Page344]
Name=Page344
Index=158
Address=080AC000
Size=00000800
Type=111
UFO=111
[Page345]
Name=Page345
Index=159
Address=080AC800
Size=00000800
Type=111
UFO=111
[Page346]
Name=Page346
Index=15A
Address=080AD000
Size=00000800
Type=111
UFO=111
[Page347]
Name=Page347
Index=15B
Address=080AD800
Size=00000800
Type=111
UFO=111
[Page348]
Name=Page348
Index=15C
Address=080AE000
Size=00000800
Type=111
UFO=111
[Page349]
Name=Page349
Index=15D
Address=080AE800
Size=00000800
Type=111
UFO=111
[Page350]
Name=Page350
Index=15E
Address=080AF000
Size=00000800
Type=111
UFO=111
[Page351]
Name=Page351
Index=15F
Address=080AF800
Size=00000800
Type=111
UFO=111
[Page352]
Name=Page352
Index=160
Address=080B0000
Size=00000800
Type=111
UFO=111
[Page353]
Name=Page353
Index=161
Address=080B0800
Size=00000800
Type=111
UFO=111
[Page354]
Name=Page354
Index=162
Address=080B1000
Size=00000800
Type=111
UFO=111
[Page355]
Name=Page355
Index=163
Address=080B1800
Size=00000800
Type=111
UFO=111
[Page356]
Name=Page356
Index=164
Address=080B2000
Size=00000800
Type=111
UFO=111
[Page357]
Name=Page357
Index=165
Address=080B2800
Size=00000800
Type=111
UFO=111
[Page358]
Name=Page358
Index=166
Address=080B3000
Size=00000800
Type=111
UFO=111
[Page359]
Name=Page359
Index=167
Address=080B3800
Size=00000800
Type=111
UFO=111
[Page360]
Name=Page360
Index=168
Address=080B4000
Size=00000800
Type=111
UFO=111
[Page361]
Name=Page361
Index=169
Address=080B4800
Size=00000800
Type=111
UFO=111
[Page362]
Name=Page362
Index=16A
Address=080B5000
Size=00000800
Type=111
UFO=111
[Page363]
Name=Page363
Index=16B
Address=080B5800
Size=00000800
Type=111
UFO=111
[Page364]
Name=Page364
Index=16C
Address=080B6000
Size=00000800
Type=111
UFO=111
[Page365]
Name=Page365
Index=16D
Address=080B6800
Size=00000800
Type=111
UFO=111
[Page366]
Name=Page366
Index=16E
Address=080B7000
Size=00000800
Type=111
UFO=111
[Page367]
Name=Page367
Index=16F
Address=080B7800
Size=00000800
Type=111
UFO=111
[Page368]
Name=Page368
Index=170
Address=080B8000
Size=00000800
Type=111
UFO=111
[Page369]
Name=Page369
Index=171
Address=080B8800
Size=00000800
Type=111
UFO=111
[Page370]
Name=Page370
Index=172
Address=080B9000
Size=00000800
Type=111
UFO=111
[Page371]
Name=Page371
Index=173
Address=080B9800
Size=00000800
Type=111
UFO=111
[Page372]
Name=Page372
Index=174
Address=080BA000
Size=00000800
Type=111
UFO=111
[Page373]
Name=Page373
Index=175
Address=080BA800
Size=00000800
Type=111
UFO=111
[Page374]
Name=Page374
Index=176
Address=080BB000
Size=00000800
Type=111
UFO=111
[Page375]
Name=Page375
Index=177
Address=080BB800
Size=00000800
Type=111
UFO=111
[Page376]
Name=Page376
Index=178
Address=080BC000
Size=00000800
Type=111
UFO=111
[Page377]
Name=Page377
Index=179
Address=080BC800
Size=00000800
Type=111
UFO=111
[Page378]
Name=Page378
Index=17A
Address=080BD000
Size=00000800
Type=111
UFO=111
[Page379]
Name=Page379
Index=17B
Address=080BD800
Size=00000800
Type=111
UFO=111
[Page380]
Name=Page380
Index=17C
Address=080BE000
Size=00000800
Type=111
UFO=111
[Page381]
Name=Page381
Index=17D
Address=080BE800
Size=00000800
Type=111
UFO=111
[Page382]
Name=Page382
Index=17E
Address=080BF000
Size=00000800
Type=111
UFO=111
[Page383]
Name=Page383
Index=17F
Address=080BF800
Size=00000800
Type=111
UFO=111
[Page384]
Name=Page384
Index=180
Address=080C0000
Size=00000800
Type=111
UFO=111
[Page385]
Name=Page385
Index=181
Address=080C0800
Size=00000800
Type=111
UFO=111
[Page386]
Name=Page386
Index=182
Address=080C1000
Size=00000800
Type=111
UFO=111
[Page387]
Name=Page387
Index=183
Address=080C1800
Size=00000800
Type=111
UFO=111
[Page388]
Name=Page388
Index=184
Address=080C2000
Size=00000800
Type=111
UFO=111
[Page389]
Name=Page389
Index=185
Address=080C2800
Size=00000800
Type=111
UFO=111
[Page390]
Name=Page390
Index=186
Address=080C3000
Size=00000800
Type=111
UFO=111
[Page391]
Name=Page391
Index=187
Address=080C3800
Size=00000800
Type=111
UFO=111
[Page392]
Name=Page392
Index=188
Address=080C4000
Size=00000800
Type=111
UFO=111
[Page393]
Name=Page393
Index=189
Address=080C4800
Size=00000800
Type=111
UFO=111
[Page394]
Name=Page394
Index=18A
Address=080C5000
Size=00000800
Type=111
UFO=111
[Page395]
Name=Page395
Index=18B
Address=080C5800
Size=00000800
Type=111
UFO=111
[Page396]
Name=Page396
Index=18C
Address=080C6000
Size=00000800
Type=111
UFO=111
[Page397]
Name=Page397
Index=18D
Address=080C6800
Size=00000800
Type=111
UFO=111
[Page398]
Name=Page398
Index=18E
Address=080C7000
Size=00000800
Type=111
UFO=111
[Page399]
Name=Page399
Index=18F
Address=080C7800
Size=00000800
Type=111
UFO=111
[Page400]
Name=Page400
Index=190
Address=080C8000
Size=00000800
Type=111
UFO=111
[Page401]
Name=Page401
Index=191
Address=080C8800
Size=00000800
Type=111
UFO=111
[Page402]
Name=Page402
Index=192
Address=080C9000
Size=00000800
Type=111
UFO=111
[Page403]
Name=Page403
Index=193
Address=080C9800
Size=00000800
Type=111
UFO=111
[Page404]
Name=Page404
Index=194
Address=080CA000
Size=00000800
Type=111
UFO=111
[Page405]
Name=Page405
Index=195
Address=080CA800
Size=00000800
Type=111
UFO=111
[Page406]
Name=Page406
Index=196
Address=080CB000
Size=00000800
Type=111
UFO=111
[Page407]
Name=Page407
Index=197
Address=080CB800
Size=00000800
Type=111
UFO=111
[Page408]
Name=Page408
Index=198
Address=080CC000
Size=00000800
Type=111
UFO=111
[Page409]
Name=Page409
Index=199
Address=080CC800
Size=00000800
Type=111
UFO=111
[Page410]
Name=Page410
Index=19A
Address=080CD000
Size=00000800
Type=111
UFO=111
[Page411]
Name=Page411
Index=19B
Address=080CD800
Size=00000800
Type=111
UFO=111
[Page412]
Name=Page412
Index=19C
Address=080CE000
Size=00000800
Type=111
UFO=111
[Page413]
Name=Page413
Index=19D
Address=080CE800
Size=00000800
Type=111
UFO=111
[Page414]
Name=Page414
Index=19E
Address=080CF000
Size=00000800
Type=111
UFO=111
[Page415]
Name=Page415
Index=19F
Address=080CF800
Size=00000800
Type=111
UFO=111
[Page416]
Name=Page416
Index=1A0
Address=080D0000
Size=00000800
Type=111
UFO=111
[Page417]
Name=Page417
Index=1A1
Address=080D0800
Size=00000800
Type=111
UFO=111
[Page418]
Name=Page418
Index=1A2
Address=080D1000
Size=00000800
Type=111
UFO=111
[Page419]
Name=Page419
Index=1A3
Address=080D1800
Size=00000800
Type=111
UFO=111
[Page420]
Name=Page420
Index=1A4
Address=080D2000
Size=00000800
Type=111
UFO=111
[Page421]
Name=Page421
Index=1A5
Address=080D2800
Size=00000800
Type=111
UFO=111
[Page422]
Name=Page422
Index=1A6
Address=080D3000
Size=00000800
Type=111
UFO=111
[Page423]
Name=Page423
Index=1A7
Address=080D3800
Size=00000800
Type=111
UFO=111
[Page424]
Name=Page424
Index=1A8
Address=080D4000
Size=00000800
Type=111
UFO=111
[Page425]
Name=Page425
Index=1A9
Address=080D4800
Size=00000800
Type=111
UFO=111
[Page426]
Name=Page426
Index=1AA
Address=080D5000
Size=00000800
Type=111
UFO=111
[Page427]
Name=Page427
Index=1AB
Address=080D5800
Size=00000800
Type=111
UFO=111
[Page428]
Name=Page428
Index=1AC
Address=080D6000
Size=00000800
Type=111
UFO=111
[Page429]
Name=Page429
Index=1AD
Address=080D6800
Size=00000800
Type=111
UFO=111
[Page430]
Name=Page430
Index=1AE
Address=080D7000
Size=00000800
Type=111
UFO=111
[Page431]
Name=Page431
Index=1AF
Address=080D7800
Size=00000800
Type=111
UFO=111
[Page432]
Name=Page432
Index=1B0
Address=080D8000
Size=00000800
Type=111
UFO=111
[Page433]
Name=Page433
Index=1B1
Address=080D8800
Size=00000800
Type=111
UFO=111
[Page434]
Name=Page434
Index=1B2
Address=080D9000
Size=00000800
Type=111
UFO=111
[Page435]
Name=Page435
Index=1B3
Address=080D9800
Size=00000800
Type=111
UFO=111
[Page436]
Name=Page436
Index=1B4
Address=080DA000
Size=00000800
Type=111
UFO=111
[Page437]
Name=Page437
Index=1B5
Address=080DA800
Size=00000800
Type=111
UFO=111
[Page438]
Name=Page438
Index=1B6
Address=080DB000
Size=00000800
Type=111
UFO=111
[Page439]
Name=Page439
Index=1B7
Address=080DB800
Size=00000800
Type=111
UFO=111
[Page440]
Name=Page440
Index=1B8
Address=080DC000
Size=00000800
Type=111
UFO=111
[Page441]
Name=Page441
Index=1B9
Address=080DC800
Size=00000800
Type=111
UFO=111
[Page442]
Name=Page442
Index=1BA
Address=080DD000
Size=00000800
Type=111
UFO=111
[Page443]
Name=Page443
Index=1BB
Address=080DD800
Size=00000800
Type=111
UFO=111
[Page444]
Name=Page444
Index=1BC
Address=080DE000
Size=00000800
Type=111
UFO=111
[Page445]
Name=Page445
Index=1BD
Address=080DE800
Size=00000800
Type=111
UFO=111
[Page446]
Name=Page446
Index=1BE
Address=080DF000
Size=00000800
Type=111
UFO=111
[Page447]
Name=Page447
Index=1BF
Address=080DF800
Size=00000800
Type=111
UFO=111
[Page448]
Name=Page448
Index=1C0
Address=080E0000
Size=00000800
Type=111
UFO=111
[Page449]
Name=Page449
Index=1C1
Address=080E0800
Size=00000800
Type=111
UFO=111
[Page450]
Name=Page450
Index=1C2
Address=080E1000
Size=00000800
Type=111
UFO=111
[Page451]
Name=Page451
Index=1C3
Address=080E1800
Size=00000800
Type=111
UFO=111
[Page452]
Name=Page452
Index=1C4
Address=080E2000
Size=00000800
Type=111
UFO=111
[Page453]
Name=Page453
Index=1C5
Address=080E2800
Size=00000800
Type=111
UFO=111
[Page454]
Name=Page454
Index=1C6
Address=080E3000
Size=00000800
Type=111
UFO=111
[Page455]
Name=Page455
Index=1C7
Address=080E3800
Size=00000800
Type=111
UFO=111
[Page456]
Name=Page456
Index=1C8
Address=080E4000
Size=00000800
Type=111
UFO=111
[Page457]
Name=Page457
Index=1C9
Address=080E4800
Size=00000800
Type=111
UFO=111
[Page458]
Name=Page458
Index=1CA
Address=080E5000
Size=00000800
Type=111
UFO=111
[Page459]
Name=Page459
Index=1CB
Address=080E5800
Size=00000800
Type=111
UFO=111
[Page460]
Name=Page460
Index=1CC
Address=080E6000
Size=00000800
Type=111
UFO=111
[Page461]
Name=Page461
Index=1CD
Address=080E6800
Size=00000800
Type=111
UFO=111
[Page462]
Name=Page462
Index=1CE
Address=080E7000
Size=00000800
Type=111
UFO=111
[Page463]
Name=Page463
Index=1CF
Address=080E7800
Size=00000800
Type=111
UFO=111
[Page464]
Name=Page464
Index=1D0
Address=080E8000
Size=00000800
Type=111
UFO=111
[Page465]
Name=Page465
Index=1D1
Address=080E8800
Size=00000800
Type=111
UFO=111
[Page466]
Name=Page466
Index=1D2
Address=080E9000
Size=00000800
Type=111
UFO=111
[Page467]
Name=Page467
Index=1D3
Address=080E9800
Size=00000800
Type=111
UFO=111
[Page468]
Name=Page468
Index=1D4
Address=080EA000
Size=00000800
Type=111
UFO=111
[Page469]
Name=Page469
Index=1D5
Address=080EA800
Size=00000800
Type=111
UFO=111
[Page470]
Name=Page470
Index=1D6
Address=080EB000
Size=00000800
Type=111
UFO=111
[Page471]
Name=Page471
Index=1D7
Address=080EB800
Size=00000800
Type=111
UFO=111
[Page472]
Name=Page472
Index=1D8
Address=080EC000
Size=00000800
Type=111
UFO=111
[Page473]
Name=Page473
Index=1D9
Address=080EC800
Size=00000800
Type=111
UFO=111
[Page474]
Name=Page474
Index=1DA
Address=080ED000
Size=00000800
Type=111
UFO=111
[Page475]
Name=Page475
Index=1DB
Address=080ED800
Size=00000800
Type=111
UFO=111
[Page476]
Name=Page476
Index=1DC
Address=080EE000
Size=00000800
Type=111
UFO=111
[Page477]
Name=Page477
Index=1DD
Address=080EE800
Size=00000800
Type=111
UFO=111
[Page478]
Name=Page478
Index=1DE
Address=080EF000
Size=00000800
Type=111
UFO=111
[Page479]
Name=Page479
Index=1DF
Address=080EF800
Size=00000800
Type=111
UFO=111
[Page480]
Name=Page480
Index=1E0
Address=080F0000
Size=00000800
Type=111
UFO=111
[Page481]
Name=Page481
Index=1E1
Address=080F0800
Size=00000800
Type=111
UFO=111
[Page482]
Name=Page482
Index=1E2
Address=080F1000
Size=00000800
Type=111
UFO=111
[Page483]
Name=Page483
Index=1E3
Address=080F1800
Size=00000800
Type=111
UFO=111
[Page484]
Name=Page484
Index=1E4
Address=080F2000
Size=00000800
Type=111
UFO=111
[Page485]
Name=Page485
Index=1E5
Address=080F2800
Size=00000800
Type=111
UFO=111
[Page486]
Name=Page486
Index=1E6
Address=080F3000
Size=00000800
Type=111
UFO=111
[Page487]
Name=Page487
Index=1E7
Address=080F3800
Size=00000800
Type=111
UFO=111
[Page488]
Name=Page488
Index=1E8
Address=080F4000
Size=00000800
Type=111
UFO=111
[Page489]
Name=Page489
Index=1E9
Address=080F4800
Size=00000800
Type=111
UFO=111
[Page490]
Name=Page490
Index=1EA
Address=080F5000
Size=00000800
Type=111
UFO=111
[Page491]
Name=Page491
Index=1EB
Address=080F5800
Size=00000800
Type=111
UFO=111
[Page492]
Name=Page492
Index=1EC
Address=080F6000
Size=00000800
Type=111
UFO=111
[Page493]
Name=Page493
Index=1ED
Address=080F6800
Size=00000800
Type=111
UFO=111
[Page494]
Name=Page494
Index=1EE
Address=080F7000
Size=00000800
Type=111
UFO=111
[Page495]
Name=Page495
Index=1EF
Address=080F7800
Size=00000800
Type=111
UFO=111
[Page496]
Name=Page496
Index=1F0
Address=080F8000
Size=00000800
Type=111
UFO=111
[Page497]
Name=Page497
Index=1F1
Address=080F8800
Size=00000800
Type=111
UFO=111
[Page498]
Name=Page498
Index=1F2
Address=080F9000
Size=00000800
Type=111
UFO=111
[Page499]
Name=Page499
Index=1F3
Address=080F9800
Size=00000800
Type=111
UFO=111
[Page500]
Name=Page500
Index=1F4
Address=080FA000
Size=00000800
Type=111
UFO=111
[Page501]
Name=Page501
Index=1F5
Address=080FA800
Size=00000800
Type=111
UFO=111
[Page502]
Name=Page502
Index=1F6
Address=080FB000
Size=00000800
Type=111
UFO=111
[Page503]
Name=Page503
Index=1F7
Address=080FB800
Size=00000800
Type=111
UFO=111
[Page504]
Name=Page504
Index=1F8
Address=080FC000
Size=00000800
Type=111
UFO=111
[Page505]
Name=Page505
Index=1F9
Address=080FC800
Size=00000800
Type=111
UFO=111
[Page506]
Name=Page506
Index=1FA
Address=080FD000
Size=00000800
Type=111
UFO=111
[Page507]
Name=Page507
Index=1FB
Address=080FD800
Size=00000800
Type=111
UFO=111
[Page508]
Name=Page508
Index=1FC
Address=080FE000
Size=00000800
Type=111
UFO=111
[Page509]
Name=Page509
Index=1FD
Address=080FE800
Size=00000800
Type=111
UFO=111
[Page510]
Name=Page510
Index=1FE
Address=080FF000
Size=00000800
Type=111
UFO=111
[Page511]
Name=Page511
Index=1FF
Address=080FF800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM32_XL-density_768K.STmap
0,0 → 1,5403
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_XL-density_768K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_XL-density_768K
PID=0430
BID=1FFFF7D6
FlashSize=0300
RAMSize=0060
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08010000
Size=00000400
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08010400
Size=00000400
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08010800
Size=00000400
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08010C00
Size=00000400
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08011000
Size=00000400
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08011400
Size=00000400
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08011800
Size=00000400
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08011C00
Size=00000400
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08012000
Size=00000400
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08012400
Size=00000400
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08012800
Size=00000400
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08012C00
Size=00000400
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08013000
Size=00000400
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08013400
Size=00000400
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08013800
Size=00000400
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08013C00
Size=00000400
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08014000
Size=00000400
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08014400
Size=00000400
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08014800
Size=00000400
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08014C00
Size=00000400
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=08015000
Size=00000400
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=08015400
Size=00000400
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=08015800
Size=00000400
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=08015C00
Size=00000400
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=08016000
Size=00000400
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=08016400
Size=00000400
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=08016800
Size=00000400
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=08016C00
Size=00000400
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=08017000
Size=00000400
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=08017400
Size=00000400
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=08017800
Size=00000400
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=08017C00
Size=00000400
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08018000
Size=00000400
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08018400
Size=00000400
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08018800
Size=00000400
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08018C00
Size=00000400
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08019000
Size=00000400
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08019400
Size=00000400
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08019800
Size=00000400
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08019C00
Size=00000400
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=0801A000
Size=00000400
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=0801A400
Size=00000400
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=0801A800
Size=00000400
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=0801AC00
Size=00000400
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=0801B000
Size=00000400
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=0801B400
Size=00000400
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=0801B800
Size=00000400
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=0801BC00
Size=00000400
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=0801C000
Size=00000400
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=0801C400
Size=00000400
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=0801C800
Size=00000400
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=0801CC00
Size=00000400
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0801D000
Size=00000400
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0801D400
Size=00000400
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0801D800
Size=00000400
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0801DC00
Size=00000400
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0801E000
Size=00000400
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0801E400
Size=00000400
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0801E800
Size=00000400
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0801EC00
Size=00000400
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0801F000
Size=00000400
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0801F400
Size=00000400
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0801F800
Size=00000400
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0801FC00
Size=00000400
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08020000
Size=00000400
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08020400
Size=00000400
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08020800
Size=00000400
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08020C00
Size=00000400
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08021000
Size=00000400
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08021400
Size=00000400
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08021800
Size=00000400
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08021C00
Size=00000400
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08022000
Size=00000400
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08022400
Size=00000400
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08022800
Size=00000400
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08022C00
Size=00000400
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08023000
Size=00000400
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08023400
Size=00000400
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08023800
Size=00000400
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08023C00
Size=00000400
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08024000
Size=00000400
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08024400
Size=00000400
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08024800
Size=00000400
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08024C00
Size=00000400
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=08025000
Size=00000400
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=08025400
Size=00000400
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=08025800
Size=00000400
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=08025C00
Size=00000400
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=08026000
Size=00000400
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=08026400
Size=00000400
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=08026800
Size=00000400
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=08026C00
Size=00000400
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=08027000
Size=00000400
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=08027400
Size=00000400
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=08027800
Size=00000400
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=08027C00
Size=00000400
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08028000
Size=00000400
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08028400
Size=00000400
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08028800
Size=00000400
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08028C00
Size=00000400
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08029000
Size=00000400
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08029400
Size=00000400
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08029800
Size=00000400
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08029C00
Size=00000400
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=0802A000
Size=00000400
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=0802A400
Size=00000400
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=0802A800
Size=00000400
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=0802AC00
Size=00000400
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=0802B000
Size=00000400
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=0802B400
Size=00000400
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=0802B800
Size=00000400
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=0802BC00
Size=00000400
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=0802C000
Size=00000400
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=0802C400
Size=00000400
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=0802C800
Size=00000400
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=0802CC00
Size=00000400
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0802D000
Size=00000400
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0802D400
Size=00000400
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0802D800
Size=00000400
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0802DC00
Size=00000400
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0802E000
Size=00000400
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0802E400
Size=00000400
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0802E800
Size=00000400
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0802EC00
Size=00000400
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0802F000
Size=00000400
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0802F400
Size=00000400
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0802F800
Size=00000400
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0802FC00
Size=00000400
Type=111
UFO=111
[Page192]
Name=Page192
Index=C0
Address=08030000
Size=00000400
Type=111
UFO=111
[Page193]
Name=Page193
Index=C1
Address=08030400
Size=00000400
Type=111
UFO=111
[Page194]
Name=Page194
Index=C2
Address=08030800
Size=00000400
Type=111
UFO=111
[Page195]
Name=Page195
Index=C3
Address=08030C00
Size=00000400
Type=111
UFO=111
[Page196]
Name=Page196
Index=C4
Address=08031000
Size=00000400
Type=111
UFO=111
[Page197]
Name=Page197
Index=C5
Address=08031400
Size=00000400
Type=111
UFO=111
[Page198]
Name=Page198
Index=C6
Address=08031800
Size=00000400
Type=111
UFO=111
[Page199]
Name=Page199
Index=C7
Address=08031C00
Size=00000400
Type=111
UFO=111
[Page200]
Name=Page200
Index=C8
Address=08032000
Size=00000400
Type=111
UFO=111
[Page201]
Name=Page201
Index=C9
Address=08032400
Size=00000400
Type=111
UFO=111
[Page202]
Name=Page202
Index=CA
Address=08032800
Size=00000400
Type=111
UFO=111
[Page203]
Name=Page203
Index=CB
Address=08032C00
Size=00000400
Type=111
UFO=111
[Page204]
Name=Page204
Index=CC
Address=08033000
Size=00000400
Type=111
UFO=111
[Page205]
Name=Page205
Index=CD
Address=08033400
Size=00000400
Type=111
UFO=111
[Page206]
Name=Page206
Index=CE
Address=08033800
Size=00000400
Type=111
UFO=111
[Page207]
Name=Page207
Index=CF
Address=08033C00
Size=00000400
Type=111
UFO=111
[Page208]
Name=Page208
Index=D0
Address=08034000
Size=00000400
Type=111
UFO=111
[Page209]
Name=Page209
Index=D1
Address=08034400
Size=00000400
Type=111
UFO=111
[Page210]
Name=Page210
Index=D2
Address=08034800
Size=00000400
Type=111
UFO=111
[Page211]
Name=Page211
Index=D3
Address=08034C00
Size=00000400
Type=111
UFO=111
[Page212]
Name=Page212
Index=D4
Address=08035000
Size=00000400
Type=111
UFO=111
[Page213]
Name=Page213
Index=D5
Address=08035400
Size=00000400
Type=111
UFO=111
[Page214]
Name=Page214
Index=D6
Address=08035800
Size=00000400
Type=111
UFO=111
[Page215]
Name=Page215
Index=D7
Address=08035C00
Size=00000400
Type=111
UFO=111
[Page216]
Name=Page216
Index=D8
Address=08036000
Size=00000400
Type=111
UFO=111
[Page217]
Name=Page217
Index=D9
Address=08036400
Size=00000400
Type=111
UFO=111
[Page218]
Name=Page218
Index=DA
Address=08036800
Size=00000400
Type=111
UFO=111
[Page219]
Name=Page219
Index=DB
Address=08036C00
Size=00000400
Type=111
UFO=111
[Page220]
Name=Page220
Index=DC
Address=08037000
Size=00000400
Type=111
UFO=111
[Page221]
Name=Page221
Index=DD
Address=08037400
Size=00000400
Type=111
UFO=111
[Page222]
Name=Page222
Index=DE
Address=08037800
Size=00000400
Type=111
UFO=111
[Page223]
Name=Page223
Index=DF
Address=08037C00
Size=00000400
Type=111
UFO=111
[Page224]
Name=Page224
Index=E0
Address=08038000
Size=00000400
Type=111
UFO=111
[Page225]
Name=Page225
Index=E1
Address=08038400
Size=00000400
Type=111
UFO=111
[Page226]
Name=Page226
Index=E2
Address=08038800
Size=00000400
Type=111
UFO=111
[Page227]
Name=Page227
Index=E3
Address=08038C00
Size=00000400
Type=111
UFO=111
[Page228]
Name=Page228
Index=E4
Address=08039000
Size=00000400
Type=111
UFO=111
[Page229]
Name=Page229
Index=E5
Address=08039400
Size=00000400
Type=111
UFO=111
[Page230]
Name=Page230
Index=E6
Address=08039800
Size=00000400
Type=111
UFO=111
[Page231]
Name=Page231
Index=E7
Address=08039C00
Size=00000400
Type=111
UFO=111
[Page232]
Name=Page232
Index=E8
Address=0803A000
Size=00000400
Type=111
UFO=111
[Page233]
Name=Page233
Index=E9
Address=0803A400
Size=00000400
Type=111
UFO=111
[Page234]
Name=Page234
Index=EA
Address=0803A800
Size=00000400
Type=111
UFO=111
[Page235]
Name=Page235
Index=EB
Address=0803AC00
Size=00000400
Type=111
UFO=111
[Page236]
Name=Page236
Index=EC
Address=0803B000
Size=00000400
Type=111
UFO=111
[Page237]
Name=Page237
Index=ED
Address=0803B400
Size=00000400
Type=111
UFO=111
[Page238]
Name=Page238
Index=EE
Address=0803B800
Size=00000400
Type=111
UFO=111
[Page239]
Name=Page239
Index=EF
Address=0803BC00
Size=00000400
Type=111
UFO=111
[Page240]
Name=Page240
Index=F0
Address=0803C000
Size=00000400
Type=111
UFO=111
[Page241]
Name=Page241
Index=F1
Address=0803C400
Size=00000400
Type=111
UFO=111
[Page242]
Name=Page242
Index=F2
Address=0803C800
Size=00000400
Type=111
UFO=111
[Page243]
Name=Page243
Index=F3
Address=0803CC00
Size=00000400
Type=111
UFO=111
[Page244]
Name=Page244
Index=F4
Address=0803D000
Size=00000400
Type=111
UFO=111
[Page245]
Name=Page245
Index=F5
Address=0803D400
Size=00000400
Type=111
UFO=111
[Page246]
Name=Page246
Index=F6
Address=0803D800
Size=00000400
Type=111
UFO=111
[Page247]
Name=Page247
Index=F7
Address=0803DC00
Size=00000400
Type=111
UFO=111
[Page248]
Name=Page248
Index=F8
Address=0803E000
Size=00000400
Type=111
UFO=111
[Page249]
Name=Page249
Index=F9
Address=0803E400
Size=00000400
Type=111
UFO=111
[Page250]
Name=Page250
Index=FA
Address=0803E800
Size=00000400
Type=111
UFO=111
[Page251]
Name=Page251
Index=FB
Address=0803EC00
Size=00000400
Type=111
UFO=111
[Page252]
Name=Page252
Index=FC
Address=0803F000
Size=00000400
Type=111
UFO=111
[Page253]
Name=Page253
Index=FD
Address=0803F400
Size=00000400
Type=111
UFO=111
[Page254]
Name=Page254
Index=FE
Address=0803F800
Size=00000400
Type=111
UFO=111
[Page255]
Name=Page255
Index=FF
Address=0803FC00
Size=00000400
Type=111
UFO=111
[Page256]
Name=Page256
Index=100
Address=08040000
Size=00000400
Type=111
UFO=111
[Page257]
Name=Page257
Index=101
Address=08040400
Size=00000400
Type=111
UFO=111
[Page258]
Name=Page258
Index=102
Address=08040800
Size=00000400
Type=111
UFO=111
[Page259]
Name=Page259
Index=103
Address=08040C00
Size=00000400
Type=111
UFO=111
[Page260]
Name=Page260
Index=104
Address=08041000
Size=00000400
Type=111
UFO=111
[Page261]
Name=Page261
Index=105
Address=08041400
Size=00000400
Type=111
UFO=111
[Page262]
Name=Page262
Index=106
Address=08041800
Size=00000400
Type=111
UFO=111
[Page263]
Name=Page263
Index=107
Address=08041C00
Size=00000400
Type=111
UFO=111
[Page264]
Name=Page264
Index=108
Address=08042000
Size=00000400
Type=111
UFO=111
[Page265]
Name=Page265
Index=109
Address=08042400
Size=00000400
Type=111
UFO=111
[Page266]
Name=Page266
Index=10A
Address=08042800
Size=00000400
Type=111
UFO=111
[Page267]
Name=Page267
Index=10B
Address=08042C00
Size=00000400
Type=111
UFO=111
[Page268]
Name=Page268
Index=10C
Address=08043000
Size=00000400
Type=111
UFO=111
[Page269]
Name=Page269
Index=10D
Address=08043400
Size=00000400
Type=111
UFO=111
[Page270]
Name=Page270
Index=10E
Address=08043800
Size=00000400
Type=111
UFO=111
[Page271]
Name=Page271
Index=10F
Address=08043C00
Size=00000400
Type=111
UFO=111
[Page272]
Name=Page272
Index=110
Address=08044000
Size=00000400
Type=111
UFO=111
[Page273]
Name=Page273
Index=111
Address=08044400
Size=00000400
Type=111
UFO=111
[Page274]
Name=Page274
Index=112
Address=08044800
Size=00000400
Type=111
UFO=111
[Page275]
Name=Page275
Index=113
Address=08044C00
Size=00000400
Type=111
UFO=111
[Page276]
Name=Page276
Index=114
Address=08045000
Size=00000400
Type=111
UFO=111
[Page277]
Name=Page277
Index=115
Address=08045400
Size=00000400
Type=111
UFO=111
[Page278]
Name=Page278
Index=116
Address=08045800
Size=00000400
Type=111
UFO=111
[Page279]
Name=Page279
Index=117
Address=08045C00
Size=00000400
Type=111
UFO=111
[Page280]
Name=Page280
Index=118
Address=08046000
Size=00000400
Type=111
UFO=111
[Page281]
Name=Page281
Index=119
Address=08046400
Size=00000400
Type=111
UFO=111
[Page282]
Name=Page282
Index=11A
Address=08046800
Size=00000400
Type=111
UFO=111
[Page283]
Name=Page283
Index=11B
Address=08046C00
Size=00000400
Type=111
UFO=111
[Page284]
Name=Page284
Index=11C
Address=08047000
Size=00000400
Type=111
UFO=111
[Page285]
Name=Page285
Index=11D
Address=08047400
Size=00000400
Type=111
UFO=111
[Page286]
Name=Page286
Index=11E
Address=08047800
Size=00000400
Type=111
UFO=111
[Page287]
Name=Page287
Index=11F
Address=08047C00
Size=00000400
Type=111
UFO=111
[Page288]
Name=Page288
Index=120
Address=08048000
Size=00000400
Type=111
UFO=111
[Page289]
Name=Page289
Index=121
Address=08048400
Size=00000400
Type=111
UFO=111
[Page290]
Name=Page290
Index=122
Address=08048800
Size=00000400
Type=111
UFO=111
[Page291]
Name=Page291
Index=123
Address=08048C00
Size=00000400
Type=111
UFO=111
[Page292]
Name=Page292
Index=124
Address=08049000
Size=00000400
Type=111
UFO=111
[Page293]
Name=Page293
Index=125
Address=08049400
Size=00000400
Type=111
UFO=111
[Page294]
Name=Page294
Index=126
Address=08049800
Size=00000400
Type=111
UFO=111
[Page295]
Name=Page295
Index=127
Address=08049C00
Size=00000400
Type=111
UFO=111
[Page296]
Name=Page296
Index=128
Address=0804A000
Size=00000400
Type=111
UFO=111
[Page297]
Name=Page297
Index=129
Address=0804A400
Size=00000400
Type=111
UFO=111
[Page298]
Name=Page298
Index=12A
Address=0804A800
Size=00000400
Type=111
UFO=111
[Page299]
Name=Page299
Index=12B
Address=0804AC00
Size=00000400
Type=111
UFO=111
[Page300]
Name=Page300
Index=12C
Address=0804B000
Size=00000400
Type=111
UFO=111
[Page301]
Name=Page301
Index=12D
Address=0804B400
Size=00000400
Type=111
UFO=111
[Page302]
Name=Page302
Index=12E
Address=0804B800
Size=00000400
Type=111
UFO=111
[Page303]
Name=Page303
Index=12F
Address=0804BC00
Size=00000400
Type=111
UFO=111
[Page304]
Name=Page304
Index=130
Address=0804C000
Size=00000400
Type=111
UFO=111
[Page305]
Name=Page305
Index=131
Address=0804C400
Size=00000400
Type=111
UFO=111
[Page306]
Name=Page306
Index=132
Address=0804C800
Size=00000400
Type=111
UFO=111
[Page307]
Name=Page307
Index=133
Address=0804CC00
Size=00000400
Type=111
UFO=111
[Page308]
Name=Page308
Index=134
Address=0804D000
Size=00000400
Type=111
UFO=111
[Page309]
Name=Page309
Index=135
Address=0804D400
Size=00000400
Type=111
UFO=111
[Page310]
Name=Page310
Index=136
Address=0804D800
Size=00000400
Type=111
UFO=111
[Page311]
Name=Page311
Index=137
Address=0804DC00
Size=00000400
Type=111
UFO=111
[Page312]
Name=Page312
Index=138
Address=0804E000
Size=00000400
Type=111
UFO=111
[Page313]
Name=Page313
Index=139
Address=0804E400
Size=00000400
Type=111
UFO=111
[Page314]
Name=Page314
Index=13A
Address=0804E800
Size=00000400
Type=111
UFO=111
[Page315]
Name=Page315
Index=13B
Address=0804EC00
Size=00000400
Type=111
UFO=111
[Page316]
Name=Page316
Index=13C
Address=0804F000
Size=00000400
Type=111
UFO=111
[Page317]
Name=Page317
Index=13D
Address=0804F400
Size=00000400
Type=111
UFO=111
[Page318]
Name=Page318
Index=13E
Address=0804F800
Size=00000400
Type=111
UFO=111
[Page319]
Name=Page319
Index=13F
Address=0804FC00
Size=00000400
Type=111
UFO=111
[Page320]
Name=Page320
Index=140
Address=08050000
Size=00000400
Type=111
UFO=111
[Page321]
Name=Page321
Index=141
Address=08050400
Size=00000400
Type=111
UFO=111
[Page322]
Name=Page322
Index=142
Address=08050800
Size=00000400
Type=111
UFO=111
[Page323]
Name=Page323
Index=143
Address=08050C00
Size=00000400
Type=111
UFO=111
[Page324]
Name=Page324
Index=144
Address=08051000
Size=00000400
Type=111
UFO=111
[Page325]
Name=Page325
Index=145
Address=08051400
Size=00000400
Type=111
UFO=111
[Page326]
Name=Page326
Index=146
Address=08051800
Size=00000400
Type=111
UFO=111
[Page327]
Name=Page327
Index=147
Address=08051C00
Size=00000400
Type=111
UFO=111
[Page328]
Name=Page328
Index=148
Address=08052000
Size=00000400
Type=111
UFO=111
[Page329]
Name=Page329
Index=149
Address=08052400
Size=00000400
Type=111
UFO=111
[Page330]
Name=Page330
Index=14A
Address=08052800
Size=00000400
Type=111
UFO=111
[Page331]
Name=Page331
Index=14B
Address=08052C00
Size=00000400
Type=111
UFO=111
[Page332]
Name=Page332
Index=14C
Address=08053000
Size=00000400
Type=111
UFO=111
[Page333]
Name=Page333
Index=14D
Address=08053400
Size=00000400
Type=111
UFO=111
[Page334]
Name=Page334
Index=14E
Address=08053800
Size=00000400
Type=111
UFO=111
[Page335]
Name=Page335
Index=14F
Address=08053C00
Size=00000400
Type=111
UFO=111
[Page336]
Name=Page336
Index=150
Address=08054000
Size=00000400
Type=111
UFO=111
[Page337]
Name=Page337
Index=151
Address=08054400
Size=00000400
Type=111
UFO=111
[Page338]
Name=Page338
Index=152
Address=08054800
Size=00000400
Type=111
UFO=111
[Page339]
Name=Page339
Index=153
Address=08054C00
Size=00000400
Type=111
UFO=111
[Page340]
Name=Page340
Index=154
Address=08055000
Size=00000400
Type=111
UFO=111
[Page341]
Name=Page341
Index=155
Address=08055400
Size=00000400
Type=111
UFO=111
[Page342]
Name=Page342
Index=156
Address=08055800
Size=00000400
Type=111
UFO=111
[Page343]
Name=Page343
Index=157
Address=08055C00
Size=00000400
Type=111
UFO=111
[Page344]
Name=Page344
Index=158
Address=08056000
Size=00000400
Type=111
UFO=111
[Page345]
Name=Page345
Index=159
Address=08056400
Size=00000400
Type=111
UFO=111
[Page346]
Name=Page346
Index=15A
Address=08056800
Size=00000400
Type=111
UFO=111
[Page347]
Name=Page347
Index=15B
Address=08056C00
Size=00000400
Type=111
UFO=111
[Page348]
Name=Page348
Index=15C
Address=08057000
Size=00000400
Type=111
UFO=111
[Page349]
Name=Page349
Index=15D
Address=08057400
Size=00000400
Type=111
UFO=111
[Page350]
Name=Page350
Index=15E
Address=08057800
Size=00000400
Type=111
UFO=111
[Page351]
Name=Page351
Index=15F
Address=08057C00
Size=00000400
Type=111
UFO=111
[Page352]
Name=Page352
Index=160
Address=08058000
Size=00000400
Type=111
UFO=111
[Page353]
Name=Page353
Index=161
Address=08058400
Size=00000400
Type=111
UFO=111
[Page354]
Name=Page354
Index=162
Address=08058800
Size=00000400
Type=111
UFO=111
[Page355]
Name=Page355
Index=163
Address=08058C00
Size=00000400
Type=111
UFO=111
[Page356]
Name=Page356
Index=164
Address=08059000
Size=00000400
Type=111
UFO=111
[Page357]
Name=Page357
Index=165
Address=08059400
Size=00000400
Type=111
UFO=111
[Page358]
Name=Page358
Index=166
Address=08059800
Size=00000400
Type=111
UFO=111
[Page359]
Name=Page359
Index=167
Address=08059C00
Size=00000400
Type=111
UFO=111
[Page360]
Name=Page360
Index=168
Address=0805A000
Size=00000400
Type=111
UFO=111
[Page361]
Name=Page361
Index=169
Address=0805A400
Size=00000400
Type=111
UFO=111
[Page362]
Name=Page362
Index=16A
Address=0805A800
Size=00000400
Type=111
UFO=111
[Page363]
Name=Page363
Index=16B
Address=0805AC00
Size=00000400
Type=111
UFO=111
[Page364]
Name=Page364
Index=16C
Address=0805B000
Size=00000400
Type=111
UFO=111
[Page365]
Name=Page365
Index=16D
Address=0805B400
Size=00000400
Type=111
UFO=111
[Page366]
Name=Page366
Index=16E
Address=0805B800
Size=00000400
Type=111
UFO=111
[Page367]
Name=Page367
Index=16F
Address=0805BC00
Size=00000400
Type=111
UFO=111
[Page368]
Name=Page368
Index=170
Address=0805C000
Size=00000400
Type=111
UFO=111
[Page369]
Name=Page369
Index=171
Address=0805C400
Size=00000400
Type=111
UFO=111
[Page370]
Name=Page370
Index=172
Address=0805C800
Size=00000400
Type=111
UFO=111
[Page371]
Name=Page371
Index=173
Address=0805CC00
Size=00000400
Type=111
UFO=111
[Page372]
Name=Page372
Index=174
Address=0805D000
Size=00000400
Type=111
UFO=111
[Page373]
Name=Page373
Index=175
Address=0805D400
Size=00000400
Type=111
UFO=111
[Page374]
Name=Page374
Index=176
Address=0805D800
Size=00000400
Type=111
UFO=111
[Page375]
Name=Page375
Index=177
Address=0805DC00
Size=00000400
Type=111
UFO=111
[Page376]
Name=Page376
Index=178
Address=0805E000
Size=00000400
Type=111
UFO=111
[Page377]
Name=Page377
Index=179
Address=0805E400
Size=00000400
Type=111
UFO=111
[Page378]
Name=Page378
Index=17A
Address=0805E800
Size=00000400
Type=111
UFO=111
[Page379]
Name=Page379
Index=17B
Address=0805EC00
Size=00000400
Type=111
UFO=111
[Page380]
Name=Page380
Index=17C
Address=0805F000
Size=00000400
Type=111
UFO=111
[Page381]
Name=Page381
Index=17D
Address=0805F400
Size=00000400
Type=111
UFO=111
[Page382]
Name=Page382
Index=17E
Address=0805F800
Size=00000400
Type=111
UFO=111
[Page383]
Name=Page383
Index=17F
Address=0805FC00
Size=00000400
Type=111
UFO=111
[Page384]
Name=Page384
Index=180
Address=08060000
Size=00000400
Type=111
UFO=111
[Page385]
Name=Page385
Index=181
Address=08060400
Size=00000400
Type=111
UFO=111
[Page386]
Name=Page386
Index=182
Address=08060800
Size=00000400
Type=111
UFO=111
[Page387]
Name=Page387
Index=183
Address=08060C00
Size=00000400
Type=111
UFO=111
[Page388]
Name=Page388
Index=184
Address=08061000
Size=00000400
Type=111
UFO=111
[Page389]
Name=Page389
Index=185
Address=08061400
Size=00000400
Type=111
UFO=111
[Page390]
Name=Page390
Index=186
Address=08061800
Size=00000400
Type=111
UFO=111
[Page391]
Name=Page391
Index=187
Address=08061C00
Size=00000400
Type=111
UFO=111
[Page392]
Name=Page392
Index=188
Address=08062000
Size=00000400
Type=111
UFO=111
[Page393]
Name=Page393
Index=189
Address=08062400
Size=00000400
Type=111
UFO=111
[Page394]
Name=Page394
Index=18A
Address=08062800
Size=00000400
Type=111
UFO=111
[Page395]
Name=Page395
Index=18B
Address=08062C00
Size=00000400
Type=111
UFO=111
[Page396]
Name=Page396
Index=18C
Address=08063000
Size=00000400
Type=111
UFO=111
[Page397]
Name=Page397
Index=18D
Address=08063400
Size=00000400
Type=111
UFO=111
[Page398]
Name=Page398
Index=18E
Address=08063800
Size=00000400
Type=111
UFO=111
[Page399]
Name=Page399
Index=18F
Address=08063C00
Size=00000400
Type=111
UFO=111
[Page400]
Name=Page400
Index=190
Address=08064000
Size=00000400
Type=111
UFO=111
[Page401]
Name=Page401
Index=191
Address=08064400
Size=00000400
Type=111
UFO=111
[Page402]
Name=Page402
Index=192
Address=08064800
Size=00000400
Type=111
UFO=111
[Page403]
Name=Page403
Index=193
Address=08064C00
Size=00000400
Type=111
UFO=111
[Page404]
Name=Page404
Index=194
Address=08065000
Size=00000400
Type=111
UFO=111
[Page405]
Name=Page405
Index=195
Address=08065400
Size=00000400
Type=111
UFO=111
[Page406]
Name=Page406
Index=196
Address=08065800
Size=00000400
Type=111
UFO=111
[Page407]
Name=Page407
Index=197
Address=08065C00
Size=00000400
Type=111
UFO=111
[Page408]
Name=Page408
Index=198
Address=08066000
Size=00000400
Type=111
UFO=111
[Page409]
Name=Page409
Index=199
Address=08066400
Size=00000400
Type=111
UFO=111
[Page410]
Name=Page410
Index=19A
Address=08066800
Size=00000400
Type=111
UFO=111
[Page411]
Name=Page411
Index=19B
Address=08066C00
Size=00000400
Type=111
UFO=111
[Page412]
Name=Page412
Index=19C
Address=08067000
Size=00000400
Type=111
UFO=111
[Page413]
Name=Page413
Index=19D
Address=08067400
Size=00000400
Type=111
UFO=111
[Page414]
Name=Page414
Index=19E
Address=08067800
Size=00000400
Type=111
UFO=111
[Page415]
Name=Page415
Index=19F
Address=08067C00
Size=00000400
Type=111
UFO=111
[Page416]
Name=Page416
Index=1A0
Address=08068000
Size=00000400
Type=111
UFO=111
[Page417]
Name=Page417
Index=1A1
Address=08068400
Size=00000400
Type=111
UFO=111
[Page418]
Name=Page418
Index=1A2
Address=08068800
Size=00000400
Type=111
UFO=111
[Page419]
Name=Page419
Index=1A3
Address=08068C00
Size=00000400
Type=111
UFO=111
[Page420]
Name=Page420
Index=1A4
Address=08069000
Size=00000400
Type=111
UFO=111
[Page421]
Name=Page421
Index=1A5
Address=08069400
Size=00000400
Type=111
UFO=111
[Page422]
Name=Page422
Index=1A6
Address=08069800
Size=00000400
Type=111
UFO=111
[Page423]
Name=Page423
Index=1A7
Address=08069C00
Size=00000400
Type=111
UFO=111
[Page424]
Name=Page424
Index=1A8
Address=0806A000
Size=00000400
Type=111
UFO=111
[Page425]
Name=Page425
Index=1A9
Address=0806A400
Size=00000400
Type=111
UFO=111
[Page426]
Name=Page426
Index=1AA
Address=0806A800
Size=00000400
Type=111
UFO=111
[Page427]
Name=Page427
Index=1AB
Address=0806AC00
Size=00000400
Type=111
UFO=111
[Page428]
Name=Page428
Index=1AC
Address=0806B000
Size=00000400
Type=111
UFO=111
[Page429]
Name=Page429
Index=1AD
Address=0806B400
Size=00000400
Type=111
UFO=111
[Page430]
Name=Page430
Index=1AE
Address=0806B800
Size=00000400
Type=111
UFO=111
[Page431]
Name=Page431
Index=1AF
Address=0806BC00
Size=00000400
Type=111
UFO=111
[Page432]
Name=Page432
Index=1B0
Address=0806C000
Size=00000400
Type=111
UFO=111
[Page433]
Name=Page433
Index=1B1
Address=0806C400
Size=00000400
Type=111
UFO=111
[Page434]
Name=Page434
Index=1B2
Address=0806C800
Size=00000400
Type=111
UFO=111
[Page435]
Name=Page435
Index=1B3
Address=0806CC00
Size=00000400
Type=111
UFO=111
[Page436]
Name=Page436
Index=1B4
Address=0806D000
Size=00000400
Type=111
UFO=111
[Page437]
Name=Page437
Index=1B5
Address=0806D400
Size=00000400
Type=111
UFO=111
[Page438]
Name=Page438
Index=1B6
Address=0806D800
Size=00000400
Type=111
UFO=111
[Page439]
Name=Page439
Index=1B7
Address=0806DC00
Size=00000400
Type=111
UFO=111
[Page440]
Name=Page440
Index=1B8
Address=0806E000
Size=00000400
Type=111
UFO=111
[Page441]
Name=Page441
Index=1B9
Address=0806E400
Size=00000400
Type=111
UFO=111
[Page442]
Name=Page442
Index=1BA
Address=0806E800
Size=00000400
Type=111
UFO=111
[Page443]
Name=Page443
Index=1BB
Address=0806EC00
Size=00000400
Type=111
UFO=111
[Page444]
Name=Page444
Index=1BC
Address=0806F000
Size=00000400
Type=111
UFO=111
[Page445]
Name=Page445
Index=1BD
Address=0806F400
Size=00000400
Type=111
UFO=111
[Page446]
Name=Page446
Index=1BE
Address=0806F800
Size=00000400
Type=111
UFO=111
[Page447]
Name=Page447
Index=1BF
Address=0806FC00
Size=00000400
Type=111
UFO=111
[Page448]
Name=Page448
Index=1C0
Address=08070000
Size=00000400
Type=111
UFO=111
[Page449]
Name=Page449
Index=1C1
Address=08070400
Size=00000400
Type=111
UFO=111
[Page450]
Name=Page450
Index=1C2
Address=08070800
Size=00000400
Type=111
UFO=111
[Page451]
Name=Page451
Index=1C3
Address=08070C00
Size=00000400
Type=111
UFO=111
[Page452]
Name=Page452
Index=1C4
Address=08071000
Size=00000400
Type=111
UFO=111
[Page453]
Name=Page453
Index=1C5
Address=08071400
Size=00000400
Type=111
UFO=111
[Page454]
Name=Page454
Index=1C6
Address=08071800
Size=00000400
Type=111
UFO=111
[Page455]
Name=Page455
Index=1C7
Address=08071C00
Size=00000400
Type=111
UFO=111
[Page456]
Name=Page456
Index=1C8
Address=08072000
Size=00000400
Type=111
UFO=111
[Page457]
Name=Page457
Index=1C9
Address=08072400
Size=00000400
Type=111
UFO=111
[Page458]
Name=Page458
Index=1CA
Address=08072800
Size=00000400
Type=111
UFO=111
[Page459]
Name=Page459
Index=1CB
Address=08072C00
Size=00000400
Type=111
UFO=111
[Page460]
Name=Page460
Index=1CC
Address=08073000
Size=00000400
Type=111
UFO=111
[Page461]
Name=Page461
Index=1CD
Address=08073400
Size=00000400
Type=111
UFO=111
[Page462]
Name=Page462
Index=1CE
Address=08073800
Size=00000400
Type=111
UFO=111
[Page463]
Name=Page463
Index=1CF
Address=08073C00
Size=00000400
Type=111
UFO=111
[Page464]
Name=Page464
Index=1D0
Address=08074000
Size=00000400
Type=111
UFO=111
[Page465]
Name=Page465
Index=1D1
Address=08074400
Size=00000400
Type=111
UFO=111
[Page466]
Name=Page466
Index=1D2
Address=08074800
Size=00000400
Type=111
UFO=111
[Page467]
Name=Page467
Index=1D3
Address=08074C00
Size=00000400
Type=111
UFO=111
[Page468]
Name=Page468
Index=1D4
Address=08075000
Size=00000400
Type=111
UFO=111
[Page469]
Name=Page469
Index=1D5
Address=08075400
Size=00000400
Type=111
UFO=111
[Page470]
Name=Page470
Index=1D6
Address=08075800
Size=00000400
Type=111
UFO=111
[Page471]
Name=Page471
Index=1D7
Address=08075C00
Size=00000400
Type=111
UFO=111
[Page472]
Name=Page472
Index=1D8
Address=08076000
Size=00000400
Type=111
UFO=111
[Page473]
Name=Page473
Index=1D9
Address=08076400
Size=00000400
Type=111
UFO=111
[Page474]
Name=Page474
Index=1DA
Address=08076800
Size=00000400
Type=111
UFO=111
[Page475]
Name=Page475
Index=1DB
Address=08076C00
Size=00000400
Type=111
UFO=111
[Page476]
Name=Page476
Index=1DC
Address=08077000
Size=00000400
Type=111
UFO=111
[Page477]
Name=Page477
Index=1DD
Address=08077400
Size=00000400
Type=111
UFO=111
[Page478]
Name=Page478
Index=1DE
Address=08077800
Size=00000400
Type=111
UFO=111
[Page479]
Name=Page479
Index=1DF
Address=08077C00
Size=00000400
Type=111
UFO=111
[Page480]
Name=Page480
Index=1E0
Address=08078000
Size=00000400
Type=111
UFO=111
[Page481]
Name=Page481
Index=1E1
Address=08078400
Size=00000400
Type=111
UFO=111
[Page482]
Name=Page482
Index=1E2
Address=08078800
Size=00000400
Type=111
UFO=111
[Page483]
Name=Page483
Index=1E3
Address=08078C00
Size=00000400
Type=111
UFO=111
[Page484]
Name=Page484
Index=1E4
Address=08079000
Size=00000400
Type=111
UFO=111
[Page485]
Name=Page485
Index=1E5
Address=08079400
Size=00000400
Type=111
UFO=111
[Page486]
Name=Page486
Index=1E6
Address=08079800
Size=00000400
Type=111
UFO=111
[Page487]
Name=Page487
Index=1E7
Address=08079C00
Size=00000400
Type=111
UFO=111
[Page488]
Name=Page488
Index=1E8
Address=0807A000
Size=00000400
Type=111
UFO=111
[Page489]
Name=Page489
Index=1E9
Address=0807A400
Size=00000400
Type=111
UFO=111
[Page490]
Name=Page490
Index=1EA
Address=0807A800
Size=00000400
Type=111
UFO=111
[Page491]
Name=Page491
Index=1EB
Address=0807AC00
Size=00000400
Type=111
UFO=111
[Page492]
Name=Page492
Index=1EC
Address=0807B000
Size=00000400
Type=111
UFO=111
[Page493]
Name=Page493
Index=1ED
Address=0807B400
Size=00000400
Type=111
UFO=111
[Page494]
Name=Page494
Index=1EE
Address=0807B800
Size=00000400
Type=111
UFO=111
[Page495]
Name=Page495
Index=1EF
Address=0807BC00
Size=00000400
Type=111
UFO=111
[Page496]
Name=Page496
Index=1F0
Address=0807C000
Size=00000400
Type=111
UFO=111
[Page497]
Name=Page497
Index=1F1
Address=0807C400
Size=00000400
Type=111
UFO=111
[Page498]
Name=Page498
Index=1F2
Address=0807C800
Size=00000400
Type=111
UFO=111
[Page499]
Name=Page499
Index=1F3
Address=0807CC00
Size=00000400
Type=111
UFO=111
[Page500]
Name=Page500
Index=1F4
Address=0807D000
Size=00000400
Type=111
UFO=111
[Page501]
Name=Page501
Index=1F5
Address=0807D400
Size=00000400
Type=111
UFO=111
[Page502]
Name=Page502
Index=1F6
Address=0807D800
Size=00000400
Type=111
UFO=111
[Page503]
Name=Page503
Index=1F7
Address=0807DC00
Size=00000400
Type=111
UFO=111
[Page504]
Name=Page504
Index=1F8
Address=0807E000
Size=00000400
Type=111
UFO=111
[Page505]
Name=Page505
Index=1F9
Address=0807E400
Size=00000400
Type=111
UFO=111
[Page506]
Name=Page506
Index=1FA
Address=0807E800
Size=00000400
Type=111
UFO=111
[Page507]
Name=Page507
Index=1FB
Address=0807EC00
Size=00000400
Type=111
UFO=111
[Page508]
Name=Page508
Index=1FC
Address=0807F000
Size=00000400
Type=111
UFO=111
[Page509]
Name=Page509
Index=1FD
Address=0807F400
Size=00000400
Type=111
UFO=111
[Page510]
Name=Page510
Index=1FE
Address=0807F800
Size=00000400
Type=111
UFO=111
[Page511]
Name=Page511
Index=1FF
Address=0807FC00
Size=00000400
Type=111
UFO=111
[Page512]
Name=Page512
Index=200
Address=08080000
Size=00000400
Type=111
UFO=111
[Page513]
Name=Page513
Index=201
Address=08080400
Size=00000400
Type=111
UFO=111
[Page514]
Name=Page514
Index=202
Address=08080800
Size=00000400
Type=111
UFO=111
[Page515]
Name=Page515
Index=203
Address=08080C00
Size=00000400
Type=111
UFO=111
[Page516]
Name=Page516
Index=204
Address=08081000
Size=00000400
Type=111
UFO=111
[Page517]
Name=Page517
Index=205
Address=08081400
Size=00000400
Type=111
UFO=111
[Page518]
Name=Page518
Index=206
Address=08081800
Size=00000400
Type=111
UFO=111
[Page519]
Name=Page519
Index=207
Address=08081C00
Size=00000400
Type=111
UFO=111
[Page520]
Name=Page520
Index=208
Address=08082000
Size=00000400
Type=111
UFO=111
[Page521]
Name=Page521
Index=209
Address=08082400
Size=00000400
Type=111
UFO=111
[Page522]
Name=Page522
Index=20A
Address=08082800
Size=00000400
Type=111
UFO=111
[Page523]
Name=Page523
Index=20B
Address=08082C00
Size=00000400
Type=111
UFO=111
[Page524]
Name=Page524
Index=20C
Address=08083000
Size=00000400
Type=111
UFO=111
[Page525]
Name=Page525
Index=20D
Address=08083400
Size=00000400
Type=111
UFO=111
[Page526]
Name=Page526
Index=20E
Address=08083800
Size=00000400
Type=111
UFO=111
[Page527]
Name=Page527
Index=20F
Address=08083C00
Size=00000400
Type=111
UFO=111
[Page528]
Name=Page528
Index=210
Address=08084000
Size=00000400
Type=111
UFO=111
[Page529]
Name=Page529
Index=211
Address=08084400
Size=00000400
Type=111
UFO=111
[Page530]
Name=Page530
Index=212
Address=08084800
Size=00000400
Type=111
UFO=111
[Page531]
Name=Page531
Index=213
Address=08084C00
Size=00000400
Type=111
UFO=111
[Page532]
Name=Page532
Index=214
Address=08085000
Size=00000400
Type=111
UFO=111
[Page533]
Name=Page533
Index=215
Address=08085400
Size=00000400
Type=111
UFO=111
[Page534]
Name=Page534
Index=216
Address=08085800
Size=00000400
Type=111
UFO=111
[Page535]
Name=Page535
Index=217
Address=08085C00
Size=00000400
Type=111
UFO=111
[Page536]
Name=Page536
Index=218
Address=08086000
Size=00000400
Type=111
UFO=111
[Page537]
Name=Page537
Index=219
Address=08086400
Size=00000400
Type=111
UFO=111
[Page538]
Name=Page538
Index=21A
Address=08086800
Size=00000400
Type=111
UFO=111
[Page539]
Name=Page539
Index=21B
Address=08086C00
Size=00000400
Type=111
UFO=111
[Page540]
Name=Page540
Index=21C
Address=08087000
Size=00000400
Type=111
UFO=111
[Page541]
Name=Page541
Index=21D
Address=08087400
Size=00000400
Type=111
UFO=111
[Page542]
Name=Page542
Index=21E
Address=08087800
Size=00000400
Type=111
UFO=111
[Page543]
Name=Page543
Index=21F
Address=08087C00
Size=00000400
Type=111
UFO=111
[Page544]
Name=Page544
Index=220
Address=08088000
Size=00000400
Type=111
UFO=111
[Page545]
Name=Page545
Index=221
Address=08088400
Size=00000400
Type=111
UFO=111
[Page546]
Name=Page546
Index=222
Address=08088800
Size=00000400
Type=111
UFO=111
[Page547]
Name=Page547
Index=223
Address=08088C00
Size=00000400
Type=111
UFO=111
[Page548]
Name=Page548
Index=224
Address=08089000
Size=00000400
Type=111
UFO=111
[Page549]
Name=Page549
Index=225
Address=08089400
Size=00000400
Type=111
UFO=111
[Page550]
Name=Page550
Index=226
Address=08089800
Size=00000400
Type=111
UFO=111
[Page551]
Name=Page551
Index=227
Address=08089C00
Size=00000400
Type=111
UFO=111
[Page552]
Name=Page552
Index=228
Address=0808A000
Size=00000400
Type=111
UFO=111
[Page553]
Name=Page553
Index=229
Address=0808A400
Size=00000400
Type=111
UFO=111
[Page554]
Name=Page554
Index=22A
Address=0808A800
Size=00000400
Type=111
UFO=111
[Page555]
Name=Page555
Index=22B
Address=0808AC00
Size=00000400
Type=111
UFO=111
[Page556]
Name=Page556
Index=22C
Address=0808B000
Size=00000400
Type=111
UFO=111
[Page557]
Name=Page557
Index=22D
Address=0808B400
Size=00000400
Type=111
UFO=111
[Page558]
Name=Page558
Index=22E
Address=0808B800
Size=00000400
Type=111
UFO=111
[Page559]
Name=Page559
Index=22F
Address=0808BC00
Size=00000400
Type=111
UFO=111
[Page560]
Name=Page560
Index=230
Address=0808C000
Size=00000400
Type=111
UFO=111
[Page561]
Name=Page561
Index=231
Address=0808C400
Size=00000400
Type=111
UFO=111
[Page562]
Name=Page562
Index=232
Address=0808C800
Size=00000400
Type=111
UFO=111
[Page563]
Name=Page563
Index=233
Address=0808CC00
Size=00000400
Type=111
UFO=111
[Page564]
Name=Page564
Index=234
Address=0808D000
Size=00000400
Type=111
UFO=111
[Page565]
Name=Page565
Index=235
Address=0808D400
Size=00000400
Type=111
UFO=111
[Page566]
Name=Page566
Index=236
Address=0808D800
Size=00000400
Type=111
UFO=111
[Page567]
Name=Page567
Index=237
Address=0808DC00
Size=00000400
Type=111
UFO=111
[Page568]
Name=Page568
Index=238
Address=0808E000
Size=00000400
Type=111
UFO=111
[Page569]
Name=Page569
Index=239
Address=0808E400
Size=00000400
Type=111
UFO=111
[Page570]
Name=Page570
Index=23A
Address=0808E800
Size=00000400
Type=111
UFO=111
[Page571]
Name=Page571
Index=23B
Address=0808EC00
Size=00000400
Type=111
UFO=111
[Page572]
Name=Page572
Index=23C
Address=0808F000
Size=00000400
Type=111
UFO=111
[Page573]
Name=Page573
Index=23D
Address=0808F400
Size=00000400
Type=111
UFO=111
[Page574]
Name=Page574
Index=23E
Address=0808F800
Size=00000400
Type=111
UFO=111
[Page575]
Name=Page575
Index=23F
Address=0808FC00
Size=00000400
Type=111
UFO=111
[Page576]
Name=Page576
Index=240
Address=08090000
Size=00000400
Type=111
UFO=111
[Page577]
Name=Page577
Index=241
Address=08090400
Size=00000400
Type=111
UFO=111
[Page578]
Name=Page578
Index=242
Address=08090800
Size=00000400
Type=111
UFO=111
[Page579]
Name=Page579
Index=243
Address=08090C00
Size=00000400
Type=111
UFO=111
[Page580]
Name=Page580
Index=244
Address=08091000
Size=00000400
Type=111
UFO=111
[Page581]
Name=Page581
Index=245
Address=08091400
Size=00000400
Type=111
UFO=111
[Page582]
Name=Page582
Index=246
Address=08091800
Size=00000400
Type=111
UFO=111
[Page583]
Name=Page583
Index=247
Address=08091C00
Size=00000400
Type=111
UFO=111
[Page584]
Name=Page584
Index=248
Address=08092000
Size=00000400
Type=111
UFO=111
[Page585]
Name=Page585
Index=249
Address=08092400
Size=00000400
Type=111
UFO=111
[Page586]
Name=Page586
Index=24A
Address=08092800
Size=00000400
Type=111
UFO=111
[Page587]
Name=Page587
Index=24B
Address=08092C00
Size=00000400
Type=111
UFO=111
[Page588]
Name=Page588
Index=24C
Address=08093000
Size=00000400
Type=111
UFO=111
[Page589]
Name=Page589
Index=24D
Address=08093400
Size=00000400
Type=111
UFO=111
[Page590]
Name=Page590
Index=24E
Address=08093800
Size=00000400
Type=111
UFO=111
[Page591]
Name=Page591
Index=24F
Address=08093C00
Size=00000400
Type=111
UFO=111
[Page592]
Name=Page592
Index=250
Address=08094000
Size=00000400
Type=111
UFO=111
[Page593]
Name=Page593
Index=251
Address=08094400
Size=00000400
Type=111
UFO=111
[Page594]
Name=Page594
Index=252
Address=08094800
Size=00000400
Type=111
UFO=111
[Page595]
Name=Page595
Index=253
Address=08094C00
Size=00000400
Type=111
UFO=111
[Page596]
Name=Page596
Index=254
Address=08095000
Size=00000400
Type=111
UFO=111
[Page597]
Name=Page597
Index=255
Address=08095400
Size=00000400
Type=111
UFO=111
[Page598]
Name=Page598
Index=256
Address=08095800
Size=00000400
Type=111
UFO=111
[Page599]
Name=Page599
Index=257
Address=08095C00
Size=00000400
Type=111
UFO=111
[Page600]
Name=Page600
Index=258
Address=08096000
Size=00000400
Type=111
UFO=111
[Page601]
Name=Page601
Index=259
Address=08096400
Size=00000400
Type=111
UFO=111
[Page602]
Name=Page602
Index=25A
Address=08096800
Size=00000400
Type=111
UFO=111
[Page603]
Name=Page603
Index=25B
Address=08096C00
Size=00000400
Type=111
UFO=111
[Page604]
Name=Page604
Index=25C
Address=08097000
Size=00000400
Type=111
UFO=111
[Page605]
Name=Page605
Index=25D
Address=08097400
Size=00000400
Type=111
UFO=111
[Page606]
Name=Page606
Index=25E
Address=08097800
Size=00000400
Type=111
UFO=111
[Page607]
Name=Page607
Index=25F
Address=08097C00
Size=00000400
Type=111
UFO=111
[Page608]
Name=Page608
Index=260
Address=08098000
Size=00000400
Type=111
UFO=111
[Page609]
Name=Page609
Index=261
Address=08098400
Size=00000400
Type=111
UFO=111
[Page610]
Name=Page610
Index=262
Address=08098800
Size=00000400
Type=111
UFO=111
[Page611]
Name=Page611
Index=263
Address=08098C00
Size=00000400
Type=111
UFO=111
[Page612]
Name=Page612
Index=264
Address=08099000
Size=00000400
Type=111
UFO=111
[Page613]
Name=Page613
Index=265
Address=08099400
Size=00000400
Type=111
UFO=111
[Page614]
Name=Page614
Index=266
Address=08099800
Size=00000400
Type=111
UFO=111
[Page615]
Name=Page615
Index=267
Address=08099C00
Size=00000400
Type=111
UFO=111
[Page616]
Name=Page616
Index=268
Address=0809A000
Size=00000400
Type=111
UFO=111
[Page617]
Name=Page617
Index=269
Address=0809A400
Size=00000400
Type=111
UFO=111
[Page618]
Name=Page618
Index=26A
Address=0809A800
Size=00000400
Type=111
UFO=111
[Page619]
Name=Page619
Index=26B
Address=0809AC00
Size=00000400
Type=111
UFO=111
[Page620]
Name=Page620
Index=26C
Address=0809B000
Size=00000400
Type=111
UFO=111
[Page621]
Name=Page621
Index=26D
Address=0809B400
Size=00000400
Type=111
UFO=111
[Page622]
Name=Page622
Index=26E
Address=0809B800
Size=00000400
Type=111
UFO=111
[Page623]
Name=Page623
Index=26F
Address=0809BC00
Size=00000400
Type=111
UFO=111
[Page624]
Name=Page624
Index=270
Address=0809C000
Size=00000400
Type=111
UFO=111
[Page625]
Name=Page625
Index=271
Address=0809C400
Size=00000400
Type=111
UFO=111
[Page626]
Name=Page626
Index=272
Address=0809C800
Size=00000400
Type=111
UFO=111
[Page627]
Name=Page627
Index=273
Address=0809CC00
Size=00000400
Type=111
UFO=111
[Page628]
Name=Page628
Index=274
Address=0809D000
Size=00000400
Type=111
UFO=111
[Page629]
Name=Page629
Index=275
Address=0809D400
Size=00000400
Type=111
UFO=111
[Page630]
Name=Page630
Index=276
Address=0809D800
Size=00000400
Type=111
UFO=111
[Page631]
Name=Page631
Index=277
Address=0809DC00
Size=00000400
Type=111
UFO=111
[Page632]
Name=Page632
Index=278
Address=0809E000
Size=00000400
Type=111
UFO=111
[Page633]
Name=Page633
Index=279
Address=0809E400
Size=00000400
Type=111
UFO=111
[Page634]
Name=Page634
Index=27A
Address=0809E800
Size=00000400
Type=111
UFO=111
[Page635]
Name=Page635
Index=27B
Address=0809EC00
Size=00000400
Type=111
UFO=111
[Page636]
Name=Page636
Index=27C
Address=0809F000
Size=00000400
Type=111
UFO=111
[Page637]
Name=Page637
Index=27D
Address=0809F400
Size=00000400
Type=111
UFO=111
[Page638]
Name=Page638
Index=27E
Address=0809F800
Size=00000400
Type=111
UFO=111
[Page639]
Name=Page639
Index=27F
Address=0809FC00
Size=00000400
Type=111
UFO=111
[Page640]
Name=Page640
Index=280
Address=080A0000
Size=00000400
Type=111
UFO=111
[Page641]
Name=Page641
Index=281
Address=080A0400
Size=00000400
Type=111
UFO=111
[Page642]
Name=Page642
Index=282
Address=080A0800
Size=00000400
Type=111
UFO=111
[Page643]
Name=Page643
Index=283
Address=080A0C00
Size=00000400
Type=111
UFO=111
[Page644]
Name=Page644
Index=284
Address=080A1000
Size=00000400
Type=111
UFO=111
[Page645]
Name=Page645
Index=285
Address=080A1400
Size=00000400
Type=111
UFO=111
[Page646]
Name=Page646
Index=286
Address=080A1800
Size=00000400
Type=111
UFO=111
[Page647]
Name=Page647
Index=287
Address=080A1C00
Size=00000400
Type=111
UFO=111
[Page648]
Name=Page648
Index=288
Address=080A2000
Size=00000400
Type=111
UFO=111
[Page649]
Name=Page649
Index=289
Address=080A2400
Size=00000400
Type=111
UFO=111
[Page650]
Name=Page650
Index=28A
Address=080A2800
Size=00000400
Type=111
UFO=111
[Page651]
Name=Page651
Index=28B
Address=080A2C00
Size=00000400
Type=111
UFO=111
[Page652]
Name=Page652
Index=28C
Address=080A3000
Size=00000400
Type=111
UFO=111
[Page653]
Name=Page653
Index=28D
Address=080A3400
Size=00000400
Type=111
UFO=111
[Page654]
Name=Page654
Index=28E
Address=080A3800
Size=00000400
Type=111
UFO=111
[Page655]
Name=Page655
Index=28F
Address=080A3C00
Size=00000400
Type=111
UFO=111
[Page656]
Name=Page656
Index=290
Address=080A4000
Size=00000400
Type=111
UFO=111
[Page657]
Name=Page657
Index=291
Address=080A4400
Size=00000400
Type=111
UFO=111
[Page658]
Name=Page658
Index=292
Address=080A4800
Size=00000400
Type=111
UFO=111
[Page659]
Name=Page659
Index=293
Address=080A4C00
Size=00000400
Type=111
UFO=111
[Page660]
Name=Page660
Index=294
Address=080A5000
Size=00000400
Type=111
UFO=111
[Page661]
Name=Page661
Index=295
Address=080A5400
Size=00000400
Type=111
UFO=111
[Page662]
Name=Page662
Index=296
Address=080A5800
Size=00000400
Type=111
UFO=111
[Page663]
Name=Page663
Index=297
Address=080A5C00
Size=00000400
Type=111
UFO=111
[Page664]
Name=Page664
Index=298
Address=080A6000
Size=00000400
Type=111
UFO=111
[Page665]
Name=Page665
Index=299
Address=080A6400
Size=00000400
Type=111
UFO=111
[Page666]
Name=Page666
Index=29A
Address=080A6800
Size=00000400
Type=111
UFO=111
[Page667]
Name=Page667
Index=29B
Address=080A6C00
Size=00000400
Type=111
UFO=111
[Page668]
Name=Page668
Index=29C
Address=080A7000
Size=00000400
Type=111
UFO=111
[Page669]
Name=Page669
Index=29D
Address=080A7400
Size=00000400
Type=111
UFO=111
[Page670]
Name=Page670
Index=29E
Address=080A7800
Size=00000400
Type=111
UFO=111
[Page671]
Name=Page671
Index=29F
Address=080A7C00
Size=00000400
Type=111
UFO=111
[Page672]
Name=Page672
Index=2A0
Address=080A8000
Size=00000400
Type=111
UFO=111
[Page673]
Name=Page673
Index=2A1
Address=080A8400
Size=00000400
Type=111
UFO=111
[Page674]
Name=Page674
Index=2A2
Address=080A8800
Size=00000400
Type=111
UFO=111
[Page675]
Name=Page675
Index=2A3
Address=080A8C00
Size=00000400
Type=111
UFO=111
[Page676]
Name=Page676
Index=2A4
Address=080A9000
Size=00000400
Type=111
UFO=111
[Page677]
Name=Page677
Index=2A5
Address=080A9400
Size=00000400
Type=111
UFO=111
[Page678]
Name=Page678
Index=2A6
Address=080A9800
Size=00000400
Type=111
UFO=111
[Page679]
Name=Page679
Index=2A7
Address=080A9C00
Size=00000400
Type=111
UFO=111
[Page680]
Name=Page680
Index=2A8
Address=080AA000
Size=00000400
Type=111
UFO=111
[Page681]
Name=Page681
Index=2A9
Address=080AA400
Size=00000400
Type=111
UFO=111
[Page682]
Name=Page682
Index=2AA
Address=080AA800
Size=00000400
Type=111
UFO=111
[Page683]
Name=Page683
Index=2AB
Address=080AAC00
Size=00000400
Type=111
UFO=111
[Page684]
Name=Page684
Index=2AC
Address=080AB000
Size=00000400
Type=111
UFO=111
[Page685]
Name=Page685
Index=2AD
Address=080AB400
Size=00000400
Type=111
UFO=111
[Page686]
Name=Page686
Index=2AE
Address=080AB800
Size=00000400
Type=111
UFO=111
[Page687]
Name=Page687
Index=2AF
Address=080ABC00
Size=00000400
Type=111
UFO=111
[Page688]
Name=Page688
Index=2B0
Address=080AC000
Size=00000400
Type=111
UFO=111
[Page689]
Name=Page689
Index=2B1
Address=080AC400
Size=00000400
Type=111
UFO=111
[Page690]
Name=Page690
Index=2B2
Address=080AC800
Size=00000400
Type=111
UFO=111
[Page691]
Name=Page691
Index=2B3
Address=080ACC00
Size=00000400
Type=111
UFO=111
[Page692]
Name=Page692
Index=2B4
Address=080AD000
Size=00000400
Type=111
UFO=111
[Page693]
Name=Page693
Index=2B5
Address=080AD400
Size=00000400
Type=111
UFO=111
[Page694]
Name=Page694
Index=2B6
Address=080AD800
Size=00000400
Type=111
UFO=111
[Page695]
Name=Page695
Index=2B7
Address=080ADC00
Size=00000400
Type=111
UFO=111
[Page696]
Name=Page696
Index=2B8
Address=080AE000
Size=00000400
Type=111
UFO=111
[Page697]
Name=Page697
Index=2B9
Address=080AE400
Size=00000400
Type=111
UFO=111
[Page698]
Name=Page698
Index=2BA
Address=080AE800
Size=00000400
Type=111
UFO=111
[Page699]
Name=Page699
Index=2BB
Address=080AEC00
Size=00000400
Type=111
UFO=111
[Page700]
Name=Page700
Index=2BC
Address=080AF000
Size=00000400
Type=111
UFO=111
[Page701]
Name=Page701
Index=2BD
Address=080AF400
Size=00000400
Type=111
UFO=111
[Page702]
Name=Page702
Index=2BE
Address=080AF800
Size=00000400
Type=111
UFO=111
[Page703]
Name=Page703
Index=2BF
Address=080AFC00
Size=00000400
Type=111
UFO=111
[Page704]
Name=Page704
Index=2C0
Address=080B0000
Size=00000400
Type=111
UFO=111
[Page705]
Name=Page705
Index=2C1
Address=080B0400
Size=00000400
Type=111
UFO=111
[Page706]
Name=Page706
Index=2C2
Address=080B0800
Size=00000400
Type=111
UFO=111
[Page707]
Name=Page707
Index=2C3
Address=080B0C00
Size=00000400
Type=111
UFO=111
[Page708]
Name=Page708
Index=2C4
Address=080B1000
Size=00000400
Type=111
UFO=111
[Page709]
Name=Page709
Index=2C5
Address=080B1400
Size=00000400
Type=111
UFO=111
[Page710]
Name=Page710
Index=2C6
Address=080B1800
Size=00000400
Type=111
UFO=111
[Page711]
Name=Page711
Index=2C7
Address=080B1C00
Size=00000400
Type=111
UFO=111
[Page712]
Name=Page712
Index=2C8
Address=080B2000
Size=00000400
Type=111
UFO=111
[Page713]
Name=Page713
Index=2C9
Address=080B2400
Size=00000400
Type=111
UFO=111
[Page714]
Name=Page714
Index=2CA
Address=080B2800
Size=00000400
Type=111
UFO=111
[Page715]
Name=Page715
Index=2CB
Address=080B2C00
Size=00000400
Type=111
UFO=111
[Page716]
Name=Page716
Index=2CC
Address=080B3000
Size=00000400
Type=111
UFO=111
[Page717]
Name=Page717
Index=2CD
Address=080B3400
Size=00000400
Type=111
UFO=111
[Page718]
Name=Page718
Index=2CE
Address=080B3800
Size=00000400
Type=111
UFO=111
[Page719]
Name=Page719
Index=2CF
Address=080B3C00
Size=00000400
Type=111
UFO=111
[Page720]
Name=Page720
Index=2D0
Address=080B4000
Size=00000400
Type=111
UFO=111
[Page721]
Name=Page721
Index=2D1
Address=080B4400
Size=00000400
Type=111
UFO=111
[Page722]
Name=Page722
Index=2D2
Address=080B4800
Size=00000400
Type=111
UFO=111
[Page723]
Name=Page723
Index=2D3
Address=080B4C00
Size=00000400
Type=111
UFO=111
[Page724]
Name=Page724
Index=2D4
Address=080B5000
Size=00000400
Type=111
UFO=111
[Page725]
Name=Page725
Index=2D5
Address=080B5400
Size=00000400
Type=111
UFO=111
[Page726]
Name=Page726
Index=2D6
Address=080B5800
Size=00000400
Type=111
UFO=111
[Page727]
Name=Page727
Index=2D7
Address=080B5C00
Size=00000400
Type=111
UFO=111
[Page728]
Name=Page728
Index=2D8
Address=080B6000
Size=00000400
Type=111
UFO=111
[Page729]
Name=Page729
Index=2D9
Address=080B6400
Size=00000400
Type=111
UFO=111
[Page730]
Name=Page730
Index=2DA
Address=080B6800
Size=00000400
Type=111
UFO=111
[Page731]
Name=Page731
Index=2DB
Address=080B6C00
Size=00000400
Type=111
UFO=111
[Page732]
Name=Page732
Index=2DC
Address=080B7000
Size=00000400
Type=111
UFO=111
[Page733]
Name=Page733
Index=2DD
Address=080B7400
Size=00000400
Type=111
UFO=111
[Page734]
Name=Page734
Index=2DE
Address=080B7800
Size=00000400
Type=111
UFO=111
[Page735]
Name=Page735
Index=2DF
Address=080B7C00
Size=00000400
Type=111
UFO=111
[Page736]
Name=Page736
Index=2E0
Address=080B8000
Size=00000400
Type=111
UFO=111
[Page737]
Name=Page737
Index=2E1
Address=080B8400
Size=00000400
Type=111
UFO=111
[Page738]
Name=Page738
Index=2E2
Address=080B8800
Size=00000400
Type=111
UFO=111
[Page739]
Name=Page739
Index=2E3
Address=080B8C00
Size=00000400
Type=111
UFO=111
[Page740]
Name=Page740
Index=2E4
Address=080B9000
Size=00000400
Type=111
UFO=111
[Page741]
Name=Page741
Index=2E5
Address=080B9400
Size=00000400
Type=111
UFO=111
[Page742]
Name=Page742
Index=2E6
Address=080B9800
Size=00000400
Type=111
UFO=111
[Page743]
Name=Page743
Index=2E7
Address=080B9C00
Size=00000400
Type=111
UFO=111
[Page744]
Name=Page744
Index=2E8
Address=080BA000
Size=00000400
Type=111
UFO=111
[Page745]
Name=Page745
Index=2E9
Address=080BA400
Size=00000400
Type=111
UFO=111
[Page746]
Name=Page746
Index=2EA
Address=080BA800
Size=00000400
Type=111
UFO=111
[Page747]
Name=Page747
Index=2EB
Address=080BAC00
Size=00000400
Type=111
UFO=111
[Page748]
Name=Page748
Index=2EC
Address=080BB000
Size=00000400
Type=111
UFO=111
[Page749]
Name=Page749
Index=2ED
Address=080BB400
Size=00000400
Type=111
UFO=111
[Page750]
Name=Page750
Index=2EE
Address=080BB800
Size=00000400
Type=111
UFO=111
[Page751]
Name=Page751
Index=2EF
Address=080BBC00
Size=00000400
Type=111
UFO=111
[Page752]
Name=Page752
Index=2F0
Address=080BC000
Size=00000400
Type=111
UFO=111
[Page753]
Name=Page753
Index=2F1
Address=080BC400
Size=00000400
Type=111
UFO=111
[Page754]
Name=Page754
Index=2F2
Address=080BC800
Size=00000400
Type=111
UFO=111
[Page755]
Name=Page755
Index=2F3
Address=080BCC00
Size=00000400
Type=111
UFO=111
[Page756]
Name=Page756
Index=2F4
Address=080BD000
Size=00000400
Type=111
UFO=111
[Page757]
Name=Page757
Index=2F5
Address=080BD400
Size=00000400
Type=111
UFO=111
[Page758]
Name=Page758
Index=2F6
Address=080BD800
Size=00000400
Type=111
UFO=111
[Page759]
Name=Page759
Index=2F7
Address=080BDC00
Size=00000400
Type=111
UFO=111
[Page760]
Name=Page760
Index=2F8
Address=080BE000
Size=00000400
Type=111
UFO=111
[Page761]
Name=Page761
Index=2F9
Address=080BE400
Size=00000400
Type=111
UFO=111
[Page762]
Name=Page762
Index=2FA
Address=080BE800
Size=00000400
Type=111
UFO=111
[Page763]
Name=Page763
Index=2FB
Address=080BEC00
Size=00000400
Type=111
UFO=111
[Page764]
Name=Page764
Index=2FC
Address=080BF000
Size=00000400
Type=111
UFO=111
[Page765]
Name=Page765
Index=2FD
Address=080BF400
Size=00000400
Type=111
UFO=111
[Page766]
Name=Page766
Index=2FE
Address=080BF800
Size=00000400
Type=111
UFO=111
[Page767]
Name=Page767
Index=2FF
Address=080BFC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM8L_32K.STmap
0,0 → 1,273
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8L_32K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8L_32K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_verL_1.0.s19
1.1 = E_W_ROUTINEs_32K_verL_1.0.s19
;; EEPROM information
[DataEE]
Name=DataEE
Index=20
Address=00001000
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM8L_64K.STmap
0,0 → 1,505
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8L_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8L_64K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_verL_1.0.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=40
Address=00001000
Size=00000400
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=41
Address=00001400
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00010000
Size=00000400
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00010400
Size=00000400
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00010800
Size=00000400
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00010C00
Size=00000400
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=00011000
Size=00000400
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=00011400
Size=00000400
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=00011800
Size=00000400
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=00011C00
Size=00000400
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=00012000
Size=00000400
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=00012400
Size=00000400
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=00012800
Size=00000400
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=00012C00
Size=00000400
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=00013000
Size=00000400
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=00013400
Size=00000400
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=00013800
Size=00000400
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=00013C00
Size=00000400
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00014000
Size=00000400
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00014400
Size=00000400
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00014800
Size=00000400
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00014C00
Size=00000400
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00015000
Size=00000400
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00015400
Size=00000400
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00015800
Size=00000400
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00015C00
Size=00000400
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00016000
Size=00000400
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00016400
Size=00000400
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00016800
Size=00000400
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00016C00
Size=00000400
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00017000
Size=00000400
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00017400
Size=00000400
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00017800
Size=00000400
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00017C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM8_128K.STmap
0,0 → 1,956
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_128K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
2.0 = E_W_ROUTINEs_128K_ver_2.0.s19
2.1 = E_W_ROUTINEs_128K_ver_2.1.s19
2.2 = E_W_ROUTINEs_128K_ver_2.2.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=80
Address=00004000
Size=00000400
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=81
Address=00004400
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00010000
Size=00000400
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00010400
Size=00000400
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00010800
Size=00000400
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00010C00
Size=00000400
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=00011000
Size=00000400
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=00011400
Size=00000400
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=00011800
Size=00000400
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=00011C00
Size=00000400
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=00012000
Size=00000400
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=00012400
Size=00000400
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=00012800
Size=00000400
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=00012C00
Size=00000400
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=00013000
Size=00000400
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=00013400
Size=00000400
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=00013800
Size=00000400
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=00013C00
Size=00000400
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00014000
Size=00000400
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00014400
Size=00000400
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00014800
Size=00000400
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00014C00
Size=00000400
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00015000
Size=00000400
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00015400
Size=00000400
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00015800
Size=00000400
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00015C00
Size=00000400
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00016000
Size=00000400
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00016400
Size=00000400
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00016800
Size=00000400
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00016C00
Size=00000400
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00017000
Size=00000400
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00017400
Size=00000400
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00017800
Size=00000400
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00017C00
Size=00000400
Type=111
UFO=111
[SEC64]
Name=SEC64
Index=40
Address=00018000
Size=00000400
Type=111
UFO=111
[SEC65]
Name=SEC65
Index=41
Address=00018400
Size=00000400
Type=111
UFO=111
[SEC66]
Name=SEC66
Index=42
Address=00018800
Size=00000400
Type=111
UFO=111
[SEC67]
Name=SEC67
Index=43
Address=00018C00
Size=00000400
Type=111
UFO=111
[SEC68]
Name=SEC68
Index=44
Address=00019000
Size=00000400
Type=111
UFO=111
[SEC69]
Name=SEC69
Index=45
Address=00019400
Size=00000400
Type=111
UFO=111
[SEC70]
Name=SEC70
Index=46
Address=00019800
Size=00000400
Type=111
UFO=111
[SEC71]
Name=SEC71
Index=47
Address=00019C00
Size=00000400
Type=111
UFO=111
[SEC72]
Name=SEC72
Index=48
Address=0001A000
Size=00000400
Type=111
UFO=111
[SEC73]
Name=SEC73
Index=49
Address=0001A400
Size=00000400
Type=111
UFO=111
[SEC74]
Name=SEC74
Index=4A
Address=0001A800
Size=00000400
Type=111
UFO=111
[SEC75]
Name=SEC75
Index=4B
Address=0001AC00
Size=00000400
Type=111
UFO=111
[SEC76]
Name=SEC76
Index=4C
Address=0001B000
Size=00000400
Type=111
UFO=111
[SEC77]
Name=SEC77
Index=4D
Address=0001B400
Size=00000400
Type=111
UFO=111
[SEC78]
Name=SEC78
Index=4E
Address=0001B800
Size=00000400
Type=111
UFO=111
[SEC79]
Name=SEC79
Index=4F
Address=0001BC00
Size=00000400
Type=111
UFO=111
[SEC80]
Name=SEC80
Index=50
Address=0001C000
Size=00000400
Type=111
UFO=111
[SEC81]
Name=SEC81
Index=51
Address=0001C400
Size=00000400
Type=111
UFO=111
[SEC82]
Name=SEC82
Index=52
Address=0001C800
Size=00000400
Type=111
UFO=111
[SEC83]
Name=SEC83
Index=53
Address=0001CC00
Size=00000400
Type=111
UFO=111
[SEC84]
Name=SEC84
Index=54
Address=0001D000
Size=00000400
Type=111
UFO=111
[SEC85]
Name=SEC85
Index=55
Address=0001D400
Size=00000400
Type=111
UFO=111
[SEC86]
Name=SEC86
Index=56
Address=0001D800
Size=00000400
Type=111
UFO=111
[SEC87]
Name=SEC87
Index=57
Address=0001DC00
Size=00000400
Type=111
UFO=111
[SEC88]
Name=SEC88
Index=58
Address=0001E000
Size=00000400
Type=111
UFO=111
[SEC89]
Name=SEC89
Index=59
Address=0001E400
Size=00000400
Type=111
UFO=111
[SEC90]
Name=SEC90
Index=5A
Address=0001E800
Size=00000400
Type=111
UFO=111
[SEC91]
Name=SEC91
Index=5B
Address=0001EC00
Size=00000400
Type=111
UFO=111
[SEC92]
Name=SEC92
Index=5C
Address=0001F000
Size=00000400
Type=111
UFO=111
[SEC93]
Name=SEC93
Index=5D
Address=0001F400
Size=00000400
Type=111
UFO=111
[SEC94]
Name=SEC94
Index=5E
Address=0001F800
Size=00000400
Type=111
UFO=111
[SEC95]
Name=SEC95
Index=5F
Address=0001FC00
Size=00000400
Type=111
UFO=111
[SEC96]
Name=SEC96
Index=60
Address=00020000
Size=00000400
Type=111
UFO=111
[SEC97]
Name=SEC97
Index=61
Address=00020400
Size=00000400
Type=111
UFO=111
[SEC98]
Name=SEC98
Index=62
Address=00020800
Size=00000400
Type=111
UFO=111
[SEC99]
Name=SEC99
Index=63
Address=00020C00
Size=00000400
Type=111
UFO=111
[SEC100]
Name=SEC100
Index=64
Address=00021000
Size=00000400
Type=111
UFO=111
[SEC101]
Name=SEC101
Index=65
Address=00021400
Size=00000400
Type=111
UFO=111
[SEC102]
Name=SEC102
Index=66
Address=00021800
Size=00000400
Type=111
UFO=111
[SEC103]
Name=SEC103
Index=67
Address=00021C00
Size=00000400
Type=111
UFO=111
[SEC104]
Name=SEC104
Index=68
Address=00022000
Size=00000400
Type=111
UFO=111
[SEC105]
Name=SEC105
Index=69
Address=00022400
Size=00000400
Type=111
UFO=111
[SEC106]
Name=SEC106
Index=6A
Address=00022800
Size=00000400
Type=111
UFO=111
[SEC107]
Name=SEC107
Index=6B
Address=00022C00
Size=00000400
Type=111
UFO=111
[SEC108]
Name=SEC108
Index=6C
Address=00023000
Size=00000400
Type=111
UFO=111
[SEC109]
Name=SEC109
Index=6D
Address=00023400
Size=00000400
Type=111
UFO=111
[SEC110]
Name=SEC110
Index=6E
Address=00023800
Size=00000400
Type=111
UFO=111
[SEC111]
Name=SEC111
Index=6F
Address=00023C00
Size=00000400
Type=111
UFO=111
[SEC112]
Name=SEC112
Index=70
Address=00024000
Size=00000400
Type=111
UFO=111
[SEC113]
Name=SEC113
Index=71
Address=00024400
Size=00000400
Type=111
UFO=111
[SEC114]
Name=SEC114
Index=72
Address=00024800
Size=00000400
Type=111
UFO=111
[SEC115]
Name=SEC115
Index=73
Address=00024C00
Size=00000400
Type=111
UFO=111
[SEC116]
Name=SEC116
Index=74
Address=00025000
Size=00000400
Type=111
UFO=111
[SEC117]
Name=SEC117
Index=75
Address=00025400
Size=00000400
Type=111
UFO=111
[SEC118]
Name=SEC118
Index=76
Address=00025800
Size=00000400
Type=111
UFO=111
[SEC119]
Name=SEC119
Index=77
Address=00025C00
Size=00000400
Type=111
UFO=111
[SEC120]
Name=SEC120
Index=78
Address=00026000
Size=00000400
Type=111
UFO=111
[SEC121]
Name=SEC121
Index=79
Address=00026400
Size=00000400
Type=111
UFO=111
[SEC122]
Name=SEC122
Index=7A
Address=00026800
Size=00000400
Type=111
UFO=111
[SEC123]
Name=SEC123
Index=7B
Address=00026C00
Size=00000400
Type=111
UFO=111
[SEC124]
Name=SEC124
Index=7C
Address=00027000
Size=00000400
Type=111
UFO=111
[SEC125]
Name=SEC125
Index=7D
Address=00027400
Size=00000400
Type=111
UFO=111
[SEC126]
Name=SEC126
Index=7E
Address=00027800
Size=00000400
Type=111
UFO=111
[SEC127]
Name=SEC127
Index=7F
Address=00027C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM8_16K.STmap
0,0 → 1,161
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_16K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_16K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_ver_1.0.s19
1.2 = E_W_ROUTINEs_32K_ver_1.2.s19
;; EEPROM information
[DataEE]
Name=DataEE
Index=20
Address=00004000
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM8_256K.STmap
0,0 → 1,953
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_256K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_256K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_256K_ver_1.0.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=80
Address=00003800
Size=00000800
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=81
Address=00004000
Size=00000800
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000800
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008800
Size=00000800
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00009000
Size=00000800
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00009800
Size=00000800
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=0000A000
Size=00000800
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=0000A800
Size=00000800
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=0000B000
Size=00000800
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=0000B800
Size=00000800
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000C000
Size=00000800
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000C800
Size=00000800
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000D000
Size=00000800
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000D800
Size=00000800
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000E000
Size=00000800
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000E800
Size=00000800
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000F000
Size=00000800
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000F800
Size=00000800
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=00010000
Size=00000800
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=00010800
Size=00000800
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=00011000
Size=00000800
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=00011800
Size=00000800
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=00012000
Size=00000800
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=00012800
Size=00000800
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=00013000
Size=00000800
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=00013800
Size=00000800
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=00014000
Size=00000800
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=00014800
Size=00000800
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=00015000
Size=00000800
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=00015800
Size=00000800
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=00016000
Size=00000800
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=00016800
Size=00000800
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=00017000
Size=00000800
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=00017800
Size=00000800
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00018000
Size=00000800
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00018800
Size=00000800
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00019000
Size=00000800
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00019800
Size=00000800
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=0001A000
Size=00000800
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=0001A800
Size=00000800
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=0001B000
Size=00000800
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=0001B800
Size=00000800
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=0001C000
Size=00000800
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=0001C800
Size=00000800
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=0001D000
Size=00000800
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=0001D800
Size=00000800
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=0001E000
Size=00000800
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=0001E800
Size=00000800
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=0001F000
Size=00000800
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=0001F800
Size=00000800
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00020000
Size=00000800
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00020800
Size=00000800
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00021000
Size=00000800
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00021800
Size=00000800
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00022000
Size=00000800
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00022800
Size=00000800
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00023000
Size=00000800
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00023800
Size=00000800
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00024000
Size=00000800
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00024800
Size=00000800
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00025000
Size=00000800
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00025800
Size=00000800
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00026000
Size=00000800
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00026800
Size=00000800
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00027000
Size=00000800
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00027800
Size=00000800
Type=111
UFO=111
[SEC64]
Name=SEC64
Index=40
Address=00028000
Size=00000800
Type=111
UFO=111
[SEC65]
Name=SEC65
Index=41
Address=00028800
Size=00000800
Type=111
UFO=111
[SEC66]
Name=SEC66
Index=42
Address=00029000
Size=00000800
Type=111
UFO=111
[SEC67]
Name=SEC67
Index=43
Address=00029800
Size=00000800
Type=111
UFO=111
[SEC68]
Name=SEC68
Index=44
Address=0002A000
Size=00000800
Type=111
UFO=111
[SEC69]
Name=SEC69
Index=45
Address=0002A800
Size=00000800
Type=111
UFO=111
[SEC70]
Name=SEC70
Index=46
Address=0002B000
Size=00000800
Type=111
UFO=111
[SEC71]
Name=SEC71
Index=47
Address=0002B800
Size=00000800
Type=111
UFO=111
[SEC72]
Name=SEC72
Index=48
Address=0002C000
Size=00000800
Type=111
UFO=111
[SEC73]
Name=SEC73
Index=49
Address=0002C800
Size=00000800
Type=111
UFO=111
[SEC74]
Name=SEC74
Index=4A
Address=0002D000
Size=00000800
Type=111
UFO=111
[SEC75]
Name=SEC75
Index=4B
Address=0002D800
Size=00000800
Type=111
UFO=111
[SEC76]
Name=SEC76
Index=4C
Address=0002E000
Size=00000800
Type=111
UFO=111
[SEC77]
Name=SEC77
Index=4D
Address=0002E800
Size=00000800
Type=111
UFO=111
[SEC78]
Name=SEC78
Index=4E
Address=0002F000
Size=00000800
Type=111
UFO=111
[SEC79]
Name=SEC79
Index=4F
Address=0002F800
Size=00000800
Type=111
UFO=111
[SEC80]
Name=SEC80
Index=50
Address=00030000
Size=00000800
Type=111
UFO=111
[SEC81]
Name=SEC81
Index=51
Address=00030800
Size=00000800
Type=111
UFO=111
[SEC82]
Name=SEC82
Index=52
Address=00031000
Size=00000800
Type=111
UFO=111
[SEC83]
Name=SEC83
Index=53
Address=00031800
Size=00000800
Type=111
UFO=111
[SEC84]
Name=SEC84
Index=54
Address=00032000
Size=00000800
Type=111
UFO=111
[SEC85]
Name=SEC85
Index=55
Address=00032800
Size=00000800
Type=111
UFO=111
[SEC86]
Name=SEC86
Index=56
Address=00033000
Size=00000800
Type=111
UFO=111
[SEC87]
Name=SEC87
Index=57
Address=00033800
Size=00000800
Type=111
UFO=111
[SEC88]
Name=SEC88
Index=58
Address=00034000
Size=00000800
Type=111
UFO=111
[SEC89]
Name=SEC89
Index=59
Address=00034800
Size=00000800
Type=111
UFO=111
[SEC90]
Name=SEC90
Index=5A
Address=00035000
Size=00000800
Type=111
UFO=111
[SEC91]
Name=SEC91
Index=5B
Address=00035800
Size=00000800
Type=111
UFO=111
[SEC92]
Name=SEC92
Index=5C
Address=00036000
Size=00000800
Type=111
UFO=111
[SEC93]
Name=SEC93
Index=5D
Address=00036800
Size=00000800
Type=111
UFO=111
[SEC94]
Name=SEC94
Index=5E
Address=00037000
Size=00000800
Type=111
UFO=111
[SEC95]
Name=SEC95
Index=5F
Address=00037800
Size=00000800
Type=111
UFO=111
[SEC96]
Name=SEC96
Index=60
Address=00038000
Size=00000800
Type=111
UFO=111
[SEC97]
Name=SEC97
Index=61
Address=00038800
Size=00000800
Type=111
UFO=111
[SEC98]
Name=SEC98
Index=62
Address=00039000
Size=00000800
Type=111
UFO=111
[SEC99]
Name=SEC99
Index=63
Address=00039800
Size=00000800
Type=111
UFO=111
[SEC100]
Name=SEC100
Index=64
Address=0003A000
Size=00000800
Type=111
UFO=111
[SEC101]
Name=SEC101
Index=65
Address=0003A800
Size=00000800
Type=111
UFO=111
[SEC102]
Name=SEC102
Index=66
Address=0003B000
Size=00000800
Type=111
UFO=111
[SEC103]
Name=SEC103
Index=67
Address=0003B800
Size=00000800
Type=111
UFO=111
[SEC104]
Name=SEC104
Index=68
Address=0003C000
Size=00000800
Type=111
UFO=111
[SEC105]
Name=SEC105
Index=69
Address=0003C800
Size=00000800
Type=111
UFO=111
[SEC106]
Name=SEC106
Index=6A
Address=0003D000
Size=00000800
Type=111
UFO=111
[SEC107]
Name=SEC107
Index=6B
Address=0003D800
Size=00000800
Type=111
UFO=111
[SEC108]
Name=SEC108
Index=6C
Address=0003E000
Size=00000800
Type=111
UFO=111
[SEC109]
Name=SEC109
Index=6D
Address=0003E800
Size=00000800
Type=111
UFO=111
[SEC110]
Name=SEC110
Index=6E
Address=0003F000
Size=00000800
Type=111
UFO=111
[SEC111]
Name=SEC111
Index=6F
Address=0003F800
Size=00000800
Type=111
UFO=111
[SEC112]
Name=SEC112
Index=70
Address=00040000
Size=00000800
Type=111
UFO=111
[SEC113]
Name=SEC113
Index=71
Address=00040800
Size=00000800
Type=111
UFO=111
[SEC114]
Name=SEC114
Index=72
Address=00041000
Size=00000800
Type=111
UFO=111
[SEC115]
Name=SEC115
Index=73
Address=00041800
Size=00000800
Type=111
UFO=111
[SEC116]
Name=SEC116
Index=74
Address=00042000
Size=00000800
Type=111
UFO=111
[SEC117]
Name=SEC117
Index=75
Address=00042800
Size=00000800
Type=111
UFO=111
[SEC118]
Name=SEC118
Index=76
Address=00043000
Size=00000800
Type=111
UFO=111
[SEC119]
Name=SEC119
Index=77
Address=00043800
Size=00000800
Type=111
UFO=111
[SEC120]
Name=SEC120
Index=78
Address=00044000
Size=00000800
Type=111
UFO=111
[SEC121]
Name=SEC121
Index=79
Address=00044800
Size=00000800
Type=111
UFO=111
[SEC122]
Name=SEC122
Index=7A
Address=00045000
Size=00000800
Type=111
UFO=111
[SEC123]
Name=SEC123
Index=7B
Address=00045800
Size=00000800
Type=111
UFO=111
[SEC124]
Name=SEC124
Index=7C
Address=00046000
Size=00000800
Type=111
UFO=111
[SEC125]
Name=SEC125
Index=7D
Address=00046800
Size=00000800
Type=111
UFO=111
[SEC126]
Name=SEC126
Index=7E
Address=00047000
Size=00000800
Type=111
UFO=111
[SEC127]
Name=SEC127
Index=7F
Address=00047800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM8_32K.STmap
0,0 → 1,275
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_32K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_32K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_ver_1.0.s19
1.2 = E_W_ROUTINEs_32K_ver_1.2.s19
1.3 = E_W_ROUTINEs_32K_ver_1.3.s19
1.4 = E_W_ROUTINEs_32K_ver_1.4.s19
;; EEPROM information
[DataEE]
Name=DataEE
Index=20
Address=00004000
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STM8_64K.STmap
0,0 → 1,507
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_64K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
2.0 = E_W_ROUTINEs_128K_ver_2.0.s19
2.1 = E_W_ROUTINEs_128K_ver_2.1.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=80
Address=00004000
Size=00000400
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=81
Address=00004400
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00010000
Size=00000400
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00010400
Size=00000400
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00010800
Size=00000400
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00010C00
Size=00000400
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=00011000
Size=00000400
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=00011400
Size=00000400
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=00011800
Size=00000400
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=00011C00
Size=00000400
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=00012000
Size=00000400
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=00012400
Size=00000400
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=00012800
Size=00000400
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=00012C00
Size=00000400
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=00013000
Size=00000400
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=00013400
Size=00000400
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=00013800
Size=00000400
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=00013C00
Size=00000400
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00014000
Size=00000400
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00014400
Size=00000400
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00014800
Size=00000400
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00014C00
Size=00000400
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00015000
Size=00000400
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00015400
Size=00000400
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00015800
Size=00000400
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00015C00
Size=00000400
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00016000
Size=00000400
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00016400
Size=00000400
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00016800
Size=00000400
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00016C00
Size=00000400
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00017000
Size=00000400
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00017400
Size=00000400
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00017800
Size=00000400
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00017C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STR750F.STmap
0,0 → 1,104
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR750F.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR750F
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=75
MAPNAME=Sectors
PagesPerSector = 1
family = 2;
[B0F0]
Name=B0F0 ;; page or sector name
Index=0 ;; page or sector code
Address=20000000 ;; start address (hexa format)
Size=2000 ;; size (hexa format)
Type=111 ;; reserved
UFO=1 ;; reserved
[B0F1]
Name=B0F1
Index=1
Address=20002000
Size=2000
Type=111
UFO=1
[B0F2]
Name=B0F2
Index=2
Address=20004000
Size=2000
Type=111
UFO=1
[B0F3]
Name=B0F3
Index=3
Address=20006000
Size=2000
Type=111
UFO=1
[B0F4]
Name=B0F4
Index=4
Address=20008000
Size=8000
Type=111
UFO=1
[B0F5]
Name=B0F5
Index=5
Address=20010000
Size=10000
Type=111
UFO=1
[B0F6]
Name=B0F6
Index=6
Address=20020000
Size=10000
Type=111
UFO=1
[B0F7]
Name=B0F7
Index=7
Address=20030000
Size=10000
Type=111
UFO=1
[B1F0]
Name=B1F0
Index=10
Address=200C0000
Size=2000
Type=111
UFO=1
[B1F1]
Name=B1F1
Index=11
Address=200C2000
Size=2000
Type=111
UFO=1

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STR91xFA.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFA.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFA
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00200000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00210000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00220000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00230000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00240000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00250000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00260000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00270000
Size=00010000
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=00280000
Size=00010000
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=00290000
Size=00010000
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=002A0000
Size=00010000
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=002B0000
Size=00010000
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=002C0000
Size=00010000
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=002D0000
Size=00010000
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=002E0000
Size=00010000
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=002F0000
Size=00010000
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=00300000
Size=00010000
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=00310000
Size=00010000
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=00320000
Size=00010000
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=00330000
Size=00010000
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=00340000
Size=00010000
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=00350000
Size=00010000
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=00360000
Size=00010000
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=00370000
Size=00010000
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=00380000
Size=00010000
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=00390000
Size=00010000
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=003A0000
Size=00010000
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=003B0000
Size=00010000
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=003C0000
Size=00010000
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=003D0000
Size=00010000
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=003E0000
Size=00010000
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=003F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STR91xFAWy2.STmap
0,0 → 1,55
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy2.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy2
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00080000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00090000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=000A0000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=000B0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STR91xFAWy4.STmap
0,0 → 1,81
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy4.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy4
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00080000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00090000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=000A0000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=000B0000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=000C0000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=000D0000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=000E0000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=000F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STR91xFAWy6.STmap
0,0 → 1,138
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy6.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy6
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=0200000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=0210000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=0220000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=0230000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=0240000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=0250000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=0260000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=0270000
Size=00010000
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0280000
Size=00010000
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0290000
Size=00010000
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=02A0000
Size=00010000
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=02B0000
Size=00010000
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=02C0000
Size=00010000
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=02D0000
Size=00010000
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=02E0000
Size=00010000
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=02F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/Map/STR91xFAWy7.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy7.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy7
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00200000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00210000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00220000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00230000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00240000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00250000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00260000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00270000
Size=00010000
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=00280000
Size=00010000
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=00290000
Size=00010000
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=002A0000
Size=00010000
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=002B0000
Size=00010000
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=002C0000
Size=00010000
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=002D0000
Size=00010000
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=002E0000
Size=00010000
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=002F0000
Size=00010000
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=00300000
Size=00010000
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=00310000
Size=00010000
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=00320000
Size=00010000
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=00330000
Size=00010000
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=00340000
Size=00010000
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=00350000
Size=00010000
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=00360000
Size=00010000
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=00370000
Size=00010000
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=00380000
Size=00010000
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=00390000
Size=00010000
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=003A0000
Size=00010000
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=003B0000
Size=00010000
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=003C0000
Size=00010000
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=003D0000
Size=00010000
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=003E0000
Size=00010000
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=003F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_128K_ver_2.0.s19
0,0 → 1,19
S0090000424C2E736D3723
S11300A05F3F907209008E16CD6087B690E7005CC2
S11300B04CB790A18226F1A681B7885F3F90E600F5
S11300C0A18026073F8AAE4000203FA18126073F3A
S11300D08AAE44002034A120240E3F8AAE00804220
S11300E05858581C80002022A1602411A020AE0082
S11300F08042585858A601B78A200F20C1A060AE8C
S1130100008042585858A602B78A905FCD60879EF7
S1130110B78B9FB78CA620C7505B43C7505C4F92E8
S1130120BD008A5C9FB78C4F92BD008A5C9FB78CE0
S11301304F92BD008A5C9FB78C4F92BD008A7205B6
S1130140505FFB90A30007270A905C1D00031C006E
S11301508020B9B690B18827085F3C90B69097206C
S11301609A815F720D008E1A720000980BA601C767
S1130170505B43C7505C200A3581505B357E505C30
S11301803F98CD6087F692A7008A720C008E0572A4
S113019005505FFB9FB18827035C20E6720D008E3B
S10A01A0057205505FFB81AD
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_128K_ver_2.1.s19
0,0 → 1,24
S00F000044656275675C424C2E736D38D9
S11300A05F3F903F9C7209008E16CD608CB690E73E
S11300B0005C4CB790A18226F1A681B7885F3F907F
S11300C0E600A18026073F8AAE4000203DA181269C
S11300D0073F8AAE44002032A120240E3F8AAE009E
S11300E080425858581C80002020A160240FA02072
S11300F0AE008042585858A601B78A200DA060AEC1
S1130100008042585858A602B78A905FCD608C9EF2
S1130110B78B9FB78CA620C7505B43C7505C4F92E8
S1130120BD008A5C9FB78C4F92BD008A5C9FB78CE0
S11301304F92BD008A5C9FB78C4F92BD008A7200BB
S1130140505F077205505FFB20047210009C90A35F
S11301500007270A905C1D00031C008020AEB690A7
S1130160B188271B5F3C90B69097CC00C09D9D9DA5
S11301709D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81C7
S1130180CD608C5F3F9D720D008E18720000980B3D
S1130190A601C7505B43C7505C20083581505B35CE
S11301A07E505C3F98F692A7008A720C008E137200
S11301B000505F077205505FFB20047210009DCD54
S11301C0608C9FB18827035C20DB720D008E107257
S11301D000505F077205505FFB20247210009D20C1
S11301E01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DBA
S11301F09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8147
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_128K_ver_2.2.s19
0,0 → 1,12
S12300A05F3F903F9B7209008E16CD608AB690E7005C4CB790A18226F1A681B7885F3F9074
S12300C0E600A18026073F8AAE4000203DA18126073F8AAE44002032A120240E3F8AAE000E
S12300E080425858581C80002020A160240FA020AE008042585858A601B78A200DA060AE27
S1230100008042585858A602B78A905FCD608A9EB78B9FB78CA620C7505B43C7505C4F92F1
S1230120BD008A5C9FB78C4F92BD008A5C9FB78C4F92BD008A5C9FB78C4F92BD008A7200D0
S1230140505F077205505FFB20047210009B90A30007270A905C1D00031C008020AEB6905C
S1230160B188271B5F3C90B69097CC00C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81E1
S1230180CD608A5F3F9C720D008E18720000980BA601C7505B43C7505C20083581505B35A3
S12301A07E505C3F98F692A7008A720C008E137200505F077205505FFB20047210009CCD0A
S12301C0608A9FB18827035C20DB720D008E107200505F077205505FFB20247210009C20F0
S12301E01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F6
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_256K_ver_1.0.s19
0,0 → 1,22
S00F000044656275675C626C2E736D3899
S11300A05F3F907209008E16CD6097B690E7005CB2
S11300B04CB790A18226F1A681B7885F3F90E600F5
S11300C0A18026073F8AAE38002068A18126073F19
S11300D08AAE4000205DA110240F3F8AAE0080420A
S11300E0585858581C8000204AA1302410A010AE43
S11300F000804258585858A601B78A2036A1502487
S113010010A030AE00804258585858A602B78A2032
S113011022A1702410A050AE00804258585858A60E
S113012003B78A200EA070AE00804258585858A6D3
S113013004B78A905FCD60979EB78B9FB78CA6203B
S1130140C7505B43C7505C4F92BD008A5C9FB78C1D
S11301504F92BD008A5C9FB78C4F92BD008A5C9F12
S1130160B78C4F92BD008A7205505FFB90A3000FBD
S1130170270A905C1D00031C008020B9B690B1884A
S113018027095F3C90B69097CC00BE815F720D004A
S11301908E18720000980BA601C7505B43C7505CD1
S11301A020083581505B357E505C3F98CD6097F6D2
S11301B092A7008A720C008E057205505FFB9FB1F6
S11301C08827035C20E6720D008E057205505FFBE4
S10401D081A9
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_32K_verL_1.0.s19
--- RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_32K_ver_1.0.s19 (nonexistent)
+++ RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_32K_ver_1.0.s19 (revision 3120)
@@ -0,0 +1,16 @@
+S00F000044656275675C626C2E736D3899
+S11300A05F3F907209008E16CD605FB690E7005CEA
+S11300B04CB790A12126F1A620B7885F3F90E600B7
+S11300C0A12026073F8AAE4000200C3F8AAE008064
+S11300D0425858581C8000905FCD605F9EB78B9F3C
+S11300E0B78CA620C7505B43C7505C4F92BD008AB3
+S11300F05C9FB78C4F92BD008A5C9FB78C4F92BDBA
+S1130100008A5C9FB78C4F92BD008A7205505FFBDA
+S113011090A30007270A905C1D00031C008020B9EF
+S1130120B690B18827085F3C90B690972090815F85
+S1130130720D008E1A720000940BA601C7505B4327
+S1130140C7505C200A3581505B357E505C3F94CDAE
+S1130150605FF692A7008A720C008E057205505FEC
+S1130160FB9FB18827035C20E6720D008E057205A3
+S1070170505FFB815C
+S903FFFFFE
\ No newline at end of file

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_32K_ver_1.2.s19
0,0 → 1,21
S00F000044656275675C626C2E736D3899
S11300A05F3F903F977209008E16CD606DB690E762
S11300B0005C4CB790A12126F1A620B7885F3F9041
S11300C0E600A12026073F8AAE4000200C3F8AAEFE
S11300D00080425858581C8000905FCD606D9EB7D8
S11300E08B9FB78CA620C7505B43C7505C4F92BD13
S11300F0008A5C9FB78C4F92BD008A5C9FB78C4F7F
S113010092BD008A5C9FB78C4F92BD008A720050EA
S11301105F077205505FFB20047210009790A300E4
S113012007270A905C1D00031C008020AEB690B126
S113013088271C5F3C90B69097CC00C09D9D9D9DE8
S11301409D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F7
S1130150CD606D5F3F98720D008E18720000940B95
S1130160A601C7505B43C7505C20083581505B35FE
S11301707E505C3F94CD606DF692A7008A720C00AD
S11301808E137200505F077205505FFB20047210DB
S11301900098CD606D9FB18827035C20D8720D0054
S11301A08E107200505F077205505FFB20217210A1
S11301B00098201B9D9D9D9D9D9D9D9D9D9D9D9D0C
S11301C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8177
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_32K_ver_1.3.s19
0,0 → 1,21
S00F000044656275675C626C2E736D3899
S11300A05F3F903F967209008E16CD6065B690E76B
S11300B0005C4CB790A12126F1A620B7885F3F9041
S11300C0E600A12026073F8AAE4000200C3F8AAEFE
S11300D00080425858581C8000905FCD60659EB7E0
S11300E08B9FB78CA620C7505B43C7505C4F92BD13
S11300F0008A5C9FB78C4F92BD008A5C9FB78C4F7F
S113010092BD008A5C9FB78C4F92BD008A720050EA
S11301105F077205505FFB20047210009690A300E5
S113012007270A905C1D00031C008020AEB690B126
S113013088271C5F3C90B69097CC00C09D9D9D9DE8
S11301409D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F7
S1130150CD60655F3F97720D008E18720000940B9E
S1130160A601C7505B43C7505C20083581505B35FE
S11301707E505C3F94F692A7008A720C008E137234
S113018000505F077205505FFB200472100097CD8A
S113019060659FB18827035C20DB720D008E1072AE
S11301A000505F077205505FFB20247210009720F7
S11301B01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DEA
S11301C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8177
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STM8_Routines/E_W_ROUTINEs_32K_ver_1.4.s19
0,0 → 1,20
S11300A05F3F903F967209008E16CD6063B690E76D
S11300B0005C4CB790A12126F1A620B7885F3F9041
S11300C0E600A12026073F8AAE4000200C3F8AAEFE
S11300D00080425858581C8000905FCD60639EB7E2
S11300E08B9FB78CA620C7505B43C7505C4F92BD13
S11300F0008A5C9FB78C4F92BD008A5C9FB78C4F7F
S113010092BD008A5C9FB78C4F92BD008A720050EA
S11301105F077205505FFB20047210009690A300E5
S113012007270A905C1D00031C008020AEB690B126
S113013088271C5F3C90B6909720859D9D9D9D9D32
S11301409D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F7
S1130150CD60635F3F97720D008E18720000940BA0
S1130160A601C7505B43C7505C20083581505B35FE
S11301707E505C3F94F692A7008A720C008E137234
S113018000505F077205505FFB200472100097CD8A
S113019060639FB18827035C20DB720D008E1072B0
S11301A000505F077205505FFB20247210009720F7
S11301B01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DEA
S11301C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8177
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/STUARTBLLIB.dll
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/test1.cmd
0,0 → 1,2
rem STMFlashLoader.exe -c --pn 20 --br 115200 --to 1000 -Auto -i STM32_Connectivity-line_256K -e --all -d --fn LED_Blink.hex --v
STMFlashLoader.exe -c --pn 20 --br 115200 --to 1000 -Auto -i STM32_Connectivity-line_256K -e --all -o -d --fn test1.hex --v

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/test1.hex
0,0 → 1,1977
:020000040800F2
:1000000000C00020C17100080572000805720008D8
:100010000572000805720008057200080000000063
:100020000000000000000000000000000572000851
:100030000572000800000000057200080D050008A8
:1000400005720008057200080572000805720008B4
:1000500005720008057200080572000805720008A4
:100060000572000805720008057200080572000894
:100070000572000805720008057200080572000884
:100080000572000805720008057200080572000874
:100090000572000805720008057200080572000864
:1000A0000572000805720008057200080572000854
:1000B0000572000805720008057200080572000844
:1000C0000572000805720008057200080572000834
:1000D0000572000805720008057200080572000824
:1000E0000572000805720008057200080000000093
:1000F0000000000000000000000000000000000000
:1001000000000000000000000572000805720008F1
:1001100005720008057200080572000805720008E3
:1001200005720008057200080572000805720008D3
:1001300005720008057200080572000805720008C3
:1001400005720008057200080572000805720008B3
:10015000000000000000000000000000000000009F
:10016000000000000000000000000000000000008F
:10017000000000000000000000000000000000007F
:10018000000000000000000000000000000000006F
:10019000000000000000000000000000000000005F
:1001A000000000000000000000000000000000004F
:1001B000000000000000000000000000000000003F
:1001C000000000000000000000000000000000002F
:1001D000000000000000000000000000000000001F
:0401E0005FF8E0F1F3
:1001E80040F20453C2F200031A780AB901201870C9
:1001F800704700BF40F20450C2F2000008B503681F
:100208002BB140F20003C0F2000303B1984708BDC8
:1002180041F20003C4F2020310B41868194640F012
:1002280001021A600C6841F2000314F0020FC4F2D4
:100238000203F7D05C68194624F0030058605A6836
:100248005A604A6841F2000312F00C0FC4F202032C
:10025800F7D1996940F6004241F008009861C4F26C
:10026800010214684EF2100024F070411160146805
:10027800CEF2000044F080511160546842F2080C3C
:1002880024F00F015160546840F6000144F0805496
:1002980044F0010454600268C4F2010142F0030210
:1002A80002604FF47A724260986943F6000240F0A7
:1002B800040098614868C4F2010220F0F000486028
:1002C800486840F0A0004860996941F4804040F2D5
:1002D80041319861A2F80CC0118162B610BC704718
:1002E80043F60003C4F20103198843F6000211F033
:1002F800800FC4F20102F7D09080704743F60003E4
:10030800C4F20103198843F6000211F0800FC4F209
:100318000102F7D048F21F5CC5F2EB1CACFB0013DE
:1003280064215B0901FB130030339380C0B211884C
:1003380043F6000311F0800FC4F20103F7D04CF626
:10034800CD4CCCF6CC4CACFB0012D20830329A80A3
:10035800198843F6000211F0800FC4F20102F7D0A9
:100368004CF6CD4CCCF6CC4CACFB0013D90801EBC9
:100378008103A0EB43013031C8B29080704700BFC1
:1003880043F60003C4F20103198843F6000211F092
:10039800800FC4F20102F7D041F2597CCDF2B71CAC
:1003A800ACFB001342F2107C5B0B0CFB13003033E8
:1003B800938080B2118843F6000311F0800FC4F2D5
:1003C8000103F7D044F6D35CC1F2620CACFB001217
:1003D8004FF47A7C92090CFB120030329A8080B27A
:1003E80019460A8843F6000312F0800FC4F201038D
:1003F800F7D048F21F5CC5F2EB1CACFB001264217D
:10040800520901FB12003032D1B2998080B21946EC
:100418000A8843F6000312F0800FC4F20103F7D0F4
:100428004CF6CD4CCCF6CC4CACFB0012D20830329A
:10043800D1B29980198843F6000211F0800FC4F2F6
:100448000102F7D04CF6CD4CCCF6CC4CACFB0013EB
:10045800D90801EB810CA0EB4C003030C3B293807B
:10046800704700BF0309092B43F600018CBF03F155
:10047800370C03F1300CC4F201010A8843F600037B
:1004880012F0800FC4F20103F7D000F00F00092822
:10049800A3F804C00FD9373043F60001C4F20101B4
:1004A800B1F800C043F600031CF0800FC4F201034A
:1004B800F6D0988070473030EEE700BF10B504469C
:1004C800000AFFF7CFFFE0B2BDE81040CAE700BF5F
:1004D80010B50446000CFFF7F1FFA0B2BDE81040CC
:1004E800ECE700BF017861B143F60002C4F20102F3
:1004F800138813F0800FFBD0918010F8011F00299A
:10050800F6D1704740F20553C2F200031878421C36
:10051800D2B2172A1A7098BF99781AD95A78002136
:1005280019702ABB9978481CC1B2182999702BD028
:1005380008290ED11020987048F29C1248F2A01396
:10054800C4F22122C4F22123002001211060196085
:1005580070479142F0D848F29C1248F2A013C4F2B6
:100568002122C4F221230120002110601960704764
:100578009A78511ECAB29A700AB95A70EBE7102AD3
:10058800DAD10C209870D7E701225A70D4E700BF5F
:100598002DE9F04F48F29C1148F2A0120020C4F255
:1005A800212243F60003C4F221210860C4F20103AA
:1005B8001060814ABBB0184612F8011C39B1B3F873
:1005C80000C01CF0800FFAD081800132F4E743F6B6
:1005D80000040125C4F2010446F2676706952B461C
:1005E800C6F2666721AE0DF1200925464FF0000AD4
:1005F8004FF0000BCDE904ABCDE902AB07974FF004
:1006080000081F46384600F03DFA02460B46DDE971
:10061800040100F09DFACDE9000100F0ABFCDDE932
:10062800022300F1140A1946104606F808A000F043
:10063800DDF80B4647F274510246C0F60001484601
:1006480000F0C0FC9DF820206AB14946DDE902AB04
:10065800238813F0800FFBD0A28011F8012F002A05
:10066800F6D1CDE902AB08F10108B8F1400F11D07D
:100678004FA3D3E90023DDE9020100F0B7F80246F1
:100688000B46CDE9020100F0B1F805F0F3FACDE927
:100698000401B7E7079F4FF0000CCCF128000121B7
:1006A800002216F802801FFA82FE80450FD0BCF1A6
:1006B800140F59D0BEF1000F1BD1B4F8008018F008
:1006C800800FFAD04FF07C0EA5F804E00DE0B4F8E6
:1006D80000B01BF0800FFAD04FF02A0EA5F804E006
:1006E8000FFA81FABAF13F0F10DC0131013289B2F9
:1006F800D7E7B4F800B01BF0800FFAD00FFA81FAF0
:100708004FF02003BAF13F0FAB80EEDD208810F0E8
:10071800800FFBD04FF00D02AA80218811F0800FC6
:10072800FBD00CF1010C4FF00A08BCF1290FA5F819
:100738000480B2D147F28452C0F600026421B4F8B2
:1007480000C01CF0800FFAD0A18012F8011F002908
:10075800F5D1069A501C83B206931BB2142B7FF76F
:1007680045AF0123069341E70FFA8EFB87FB0BA8E1
:100778004FEAEB7ACAEBA80303EB8308ABEB480A12
:100788000FFA8AF34BB9B4F800E01EF0800FFAD0E4
:100798004FF07C0BA5F804B0A2E7238813F0800F74
:1007A800FBD04FF02D0AA5F804A099E7AFF300801D
:1007B8001A271792BF15B03F61750008AFF3008084
:1007C80040F20852C2F20002136840F24451002B72
:1007D800C2F2000108BF0B4618181060184670478F
:1007E80081F0004102E000BF83F0004330B54FEADA
:1007F80041044FEA430594EA050F08BF90EA020F47
:100808001FBF54EA000C55EA020C7FEA645C7FEAD9
:10081800655C00F0E2804FEA5454D4EB5555B8BFFC
:100828006D420CDD2C4480EA020281EA030382EA6D
:10083800000083EA010180EA020281EA0303362DFF
:1008480088BF30BD11F0004F4FEA01314FF4801CD2
:100858004CEA113102D0404261EB410113F0004FE4
:100868004FEA03334CEA133302D0524263EB43039B
:1008780094EA050F00F0A780A4F10104D5F1200E39
:100888000DDB02FA0EFC22FA05F2801841F1000194
:1008980003FA0EF2801843FA05F359410EE0A5F168
:1008A80020050EF1200E012A03FA0EFC28BF4CF099
:1008B800020C43FA05F3C01851EBE37101F000454F
:1008C80007D54FF0000EDCF1000C7EEB00006EEB5C
:1008D8000101B1F5801F1BD3B1F5001F0CD34908E6
:1008E8005FEA30004FEA3C0C04F101044FEA44523D
:1008F80012F5800F80F09A80BCF1004F08BF5FEAC4
:10090800500C50F1000041EB045141EA050130BDA3
:100918005FEA4C0C404141EB010111F4801FA4F146
:100928000104E9D191F0000F04BF01460020B1FA9B
:1009380081F308BF2033A3F10B03B3F120020CDAD3
:100948000C3208DD02F1140CC2F10C0201FA0CF0B1
:1009580021FA02F10CE002F11402D8BFC2F1200C16
:1009680001FA02F120FA0CFCDCBF41EA0C019040CC
:10097800E41AA2BF01EB0451294330BD6FEA040415
:100988001F3C1CDA0C340EDC04F11404C4F1200200
:1009980020FA04F001FA02F340EA030021FA04F312
:1009A80045EA030130BDC4F10C04C4F1200220FA69
:1009B80002F001FA04F340EA0300294630BD21FAA7
:1009C80004F0294630BD94F0000F83F4801306BF6D
:1009D80081F480110134013D4EE77FEA645C18BF61
:1009E8007FEA655C29D094EA050F08BF90EA020FF8
:1009F80005D054EA000C04BF1946104630BD91EAF0
:100A0800030F1EBF0021002030BD5FEA545C05D1F2
:100A18004000494128BF41F0004130BD14F5800431
:100A28003CBF01F5801130BD01F0004545F0FE41A5
:100A380041F470014FF0000030BD7FEA645C1ABFDA
:100A4800194610467FEA655C1CBF0B46024650EA11
:100A5800013406BF52EA033591EA030F41F400213D
:100A680030BD00BF90F0000F04BF0021704730B5C3
:100A78004FF4806404F132044FF000054FF0000198
:100A880050E700BF90F0000F04BF0021704730B559
:100A98004FF4806404F1320410F0004548BF40422E
:100AA8004FF000013EE700BF42004FEAE2014FEA83
:100AB80031014FEA02701FBF12F07F4393F07F4F5E
:100AC80081F06051704792F0000F14BF93F07F4F90
:100AD800704730B54FF4607401F0004521F00041D3
:100AE80020E700BF50EA010208BF704730B54FF059
:100AF80000050AE050EA010208BF704730B511F05E
:100B0800004502D5404261EB41014FF4806404F195
:100B180032045FEA915C3FF4DCAE4FF003025FEA17
:100B2800DC0C18BF03325FEADC0C18BF033202EB9F
:100B3800DC02C2F1200300FA03FC20FA02F001FAF9
:100B480003FE40EA0E0021FA02F11444C1E600BF98
:100B580070B54FF0FF0C4CF4E06C1CEA11541DBF4B
:100B68001CEA135594EA0C0F95EA0C0F00F0DEF816
:100B78002C4481EA030621EA4C5123EA4C5350EAFB
:100B8800013518BF52EA033541F4801143F480134C
:100B980038D0A0FB02CE4FF00005E1FB02E506F0DD
:100BA8000042E0FB03E54FF00006E1FB03569CF032
:100BB800000F18BF4EF0010EA4F1FF04B6F5007F38
:100BC80064F5407404D25FEA4E0E6D4146EB0606AA
:100BD80042EAC62141EA55514FEAC52040EA5E5033
:100BE8004FEACE2EB4F1FD0C88BFBCF5E06F1ED8DD
:100BF800BEF1004F08BF5FEA500E50F1000041EB14
:100C0800045170BD06F0004646EA010140EA0200C0
:100C180081EA0301B4EB5C04C2BFD4EB0C0541EAE2
:100C2800045170BD41F480114FF0000E013C00F3F7
:100C3800AB8014F1360FDEBF002001F0004170BD1B
:100C4800C4F10004203C35DA0C341BDC04F1140434
:100C5800C4F1200500FA05F320FA04F001FA05F2C0
:100C680040EA020001F0004221F0004110EBD3708D
:100C780021FA04F642EB06015EEA430E08BF20EAB9
:100C8800D37070BDC4F10C04C4F1200500FA04F35C
:100C980020FA05F001FA04F240EA020001F00041EE
:100CA80010EBD37041F100015EEA430E08BF20EA61
:100CB800D37070BDC4F1200500FA05F24EEA020EA9
:100CC80020FA04F301FA05F243EA020321FA04F0D8
:100CD80001F0004121FA04F220EA020000EBD3708F
:100CE8005EEA430E08BF20EAD37070BD94F0000F8F
:100CF8000FD101F00046400041EB010111F4801FC3
:100D080008BF013CF7D041EA060195F0000F18BF73
:100D1800704703F00046520043EB030313F4801FAF
:100D280008BF013DF7D043EA0603704794EA0C0F69
:100D38000CEA135518BF95EA0C0F0CD050EA41067F
:100D480018BF52EA4306D1D181EA030101F00041FC
:100D58004FF0000070BD50EA410606BF1046194624
:100D680052EA430619D094EA0C0F02D150EA013630
:100D780013D195EA0C0F05D152EA03361CBF104671
:100D880019460AD181EA030101F0004141F0FE4110
:100D980041F470014FF0000070BD41F0FE4141F494
:100DA800780170BD70B54FF0FF0C4CF4E06C1CEA94
:100DB80011541DBF1CEA135594EA0C0F95EA0C0F49
:100DC80000F0A7F8A4EB050481EA030E52EA033504
:100DD8004FEA013100F088804FEA03334FF0805525
:100DE80045EA131343EA12634FEA022245EA111552
:100DF80045EA10654FEA00260EF000419D4208BF03
:100E0800964244F1FD0404F5407402D25B084FEAAF
:100E18003202B61A65EB03055B084FEA32024FF45B
:100E280080104FF4002CB6EB020E75EB030E22BFB8
:100E3800B61A754640EA0C005B084FEA3202B6EB78
:100E4800020E75EB030E22BFB61A754640EA5C0027
:100E58005B084FEA3202B6EB020E75EB030E22BFB7
:100E6800B61A754640EA9C005B084FEA3202B6EBB8
:100E7800020E75EB030E22BFB61A754640EADC0077
:100E880055EA060E18D04FEA051545EA16754FEAD9
:100E980006164FEAC30343EA52734FEAC2025FEAF7
:100EA8001C1CC0D111F4801F0BD141EA00014FF086
:100EB80000004FF0004CB6E711F4801F04BF014357
:100EC8000020B4F1FD0C88BFBCF5E06F3FF6AFAE73
:100ED800B5EB030C04BFB6EB020C5FEA500C50F103
:100EE800000041EB045170BD0EF0004E4EEA113186
:100EF80014EB5C04C2BFD4EB0C0541EA045170BD8D
:100F080041F480114FF0000E013C90E645EA060ED0
:100F18008DE60CEA135594EA0C0F08BF95EA0C0FFE
:100F28003FF43BAF94EA0C0F0AD150EA01347FF446
:100F380034AF95EA0C0F7FF425AF104619462CE71D
:100F480095EA0C0F06D152EA03353FF4FDAE104680
:100F5800194622E750EA410618BF52EA43067FF4D1
:100F6800C5AE50EA41047FF40DAF52EA43057FF461
:100F7800EBAE12E74FEA410212F5001215D211D575
:100F88006FF47873B3EB625212D94FEAC12343F07E
:100F9800004343EA505311F0004F23FA02F018BF00
:100FA800404270474FF00000704750EA013005D1C9
:100FB80011F0004008BF6FF0004070474FF000008C
:100FC800704700BF0EB440F2000330B59CB01FACB0
:100FD800C2F20003054601A954F8042B4FF0FF3C68
:100FE80018684FF40273ADF8103023460595019543
:100FF8006FF00045ADF812C0069503951B9400F0FC
:10100800B9F8019B00221A701CB0BDE8304003B04B
:10101800704700BF0CB40B4610B59CB01EAC01A9BC
:1010280005934FF4027C54F8042B01934FF0FF33DF
:10103800ADF8123023461B946FF00044ADF810C091
:101048000694039400F096F8019B00221A701CB0D5
:10105800BDE8104002B070472DE9F04F85B09246C8
:101068000C46039090681768002800F081804FF0C4
:1010780000090B684D46002D54D0A668B542B0460D
:101088003EBF18462E46A8463CD3A08910F4906F60
:1010980008BF184636D06269216902EB420B5B1A19
:1010A80003F1010C0BEBDB7BAC444FEA6B0BE34524
:1010B8005A463CBFE3465A4610F4806F37D0114673
:1010C8000398019302F0F6FB019B00283BD01A46D7
:1010D80021690193029002F0F9FEA289019BDDF8D3
:1010E80008C022F4906242F08002A2812E46A846EF
:1010F800C3EB0B020CEB0300A260C4F810C0206025
:10110800C4F814B04246494602F0A8FFA268236812
:10111800961BA660DAF8082043442360551BCAF8DA
:101128000850FDB1D7F800907D680837A3E7039809
:10113800019303F09FFC019B84460028D6D10398B5
:10114800216902F08DFA039A0C234FF0FF301360E7
:101158000023A289CAF8043042F04002CAF80830D5
:10116800A28102E02846CAF8045005B0BDE8F08F15
:101178005060FAE72DE9F04FC5B00E469A4615467D
:10118800099002F053FBB38913F0800F00681B909D
:1011980003D03369002B01F08C800DF17409B3463C
:1011A8004C46002210920023189217921A920D9220
:1011B8002DAA199328320DF1F703169207930023ED
:1011C800CDF8DC90389339932B78B3F1250218BF0A
:1011D8000122002B0CBF002202F0010202B32E46AE
:1011E80016F8013F1A1E18BF0122252B0CBF00223A
:1011F80002F00102002AF3D1771B08BF35460FD051
:101208006760389B399A01332560D219072B3992C8
:10121800389379DC08340D983546C0190D90337829
:10122800002B00F0378700214FF00002CDF828A0EE
:101238006B1C0C914FF0FF388DF80F218A466A78A5
:101248002B204FF0200C5D1CA2F12003582B00F23C
:101258001982DFE813F02902170217023502170274
:10126800170217021702170217023C024802170258
:10127800C802CF021702EF02F602F602F602F602E1
:10128800F602F602F602F602F60217021702170233
:1012980017021702170217021702170217024F0246
:1012A8008802170288021702170217021702C102E2
:1012B80017021702EE031702170217021702170286
:1012C800930317021702AD0317021702170217023A
:1012D800170217021702170217021702C703D803CB
:1012E8008802880288020B03D803170217020F032B
:1012F8001702190329033E038C0317025903170227
:10130800840317021702EA000998594637AAFFF71B
:10131800A3FE00287CD14C467DE71899012940F3AB
:101328005284119A01236360389B2260399A0133F1
:1013380038930132072B399200F39685083401233C
:101348006360389B399A01331B980132072B399215
:101358002060389300F37D8508341098002200231C
:10136800199904F0E1F8002840F003851899119BB9
:101378004A1E6260591C389B2160399901333893A1
:101388008A18072B399200F32F8408341A9A1A986E
:1013980062603EAA389B2260399A0133389312184A
:1013A800072B399200F34F8104F108031AF0040F58
:1013B80000F056810C990B9A8E1A002E40F350813A
:1013C800102E47F20827D8BFC0F6000740F3DE8387
:1013D8001024C0F600070DF1DC08DDF824A003E0B6
:1013E800103E102E40F3D2835C60389A399901324E
:1013F8001F601031072A399103F108033892EFDD95
:10140800504659464246FFF727FE4B460028E7D08C
:101418005E46B3890D9813F0400F18BF4FF0FF30A8
:101428000D900D9845B0BDE8F08F1AF0200F47F2E7
:10143800B050C0F600001492179000F0C3820A99C9
:10144800CB1D23F0070303F108020A92D3E90067D2
:1014580056EA07010CBF002201221AEA020F40F0E7
:10146800BC8402234FF000018DF80F11B8F1000F72
:10147800A8BF2AF0800AB8F1000F18BF42F0010295
:10148800002A00F06081012B00F03484022B00F068
:1014980017841699CDF82C8011914FEAD6084FEA97
:1014A800D70C48EA477806F00700674646463030CA
:1014B80056EA070201F8010DEFD11AF0010FDDF825
:1014C8002C80119140F0DB84169B5B1A0E930E9BC7
:1014D800CDF854804345B8BF43460B939DF80F3170
:1014E80013B10B9901310B911AF00202139202D039
:1014F8000B9B02330B931AF08400129038D10C998D
:101508000B9A8E1A002E33DD102E47F20827D8BF0B
:10151800C0F6000720DD4FF01008C0F6000702E013
:10152800103E102E18DDC4F80480389B399A013318
:1015380027601032072B399204F108043893EFDD45
:101548000998594637AA4C46FFF786FD00287FF4CC
:101558005FAF103E102EE6DC6660389B27605A1C91
:10156800399B38929B19072A399300F3F78308347B
:101578009DF80F3173B101236360389B43AA03328E
:101588002260399A013338930132072B399200F3DC
:1015980040830834139B6BB102236360389B43AAD2
:1015A8002260399A013338930232072B399200F3BB
:1015B8003A8308341298802800F0B28215980E9B5E
:1015C800C61A002E2EDD102EA74FC8BF4FF01008E8
:1015D80003DC1BE0103E102E18DDC4F80480389B95
:1015E800399A013327601032072B399204F1080425
:1015F8003893EFDD0998594637AA4C46FFF72CFD7A
:1016080000287FF405AF103E102EE6DC6660389B9C
:1016180027605A1C399B38929B19072A399300F383
:10162800EE8208341AF4807F40F019820E99119ADC
:101638006160389B2260399A013338935218072B1E
:1016480039927FF7B1AE0998594637AAFFF704FDDA
:1016580000287FF4DDAE1AF0040F4B467FF4AAAEE3
:10166800399B0D980B9A0C998A42ACBF8018401888
:101678000D90002B40F09E820023DDF828A03893BF
:101688004C46A1E51492002A00F0048501208DF84B
:10169800B4204FF000012DAA0B908DF80F11119274
:1016A8000E90002115911FE79DF80F31002B40F097
:1016B8000C840A992B468DF80FC12A780A91C2E545
:1016C8000A994AF0010A2A782B460A91BBE50A9B37
:1016D8000A9A1B68111D002B0C93C0F2B2852A7858
:1016E8002B460A91AFE50A992B468DF80F012A7807
:1016F8000A91A8E54AF0100A14921AF0200F00F097
:1017080087810A98C31D23F0070303F108010A9192
:10171800D3E90067002E77F10000C0F2768356EA1D
:1017280007014FF001030CBF00220122B8F1000F9E
:10173800A8BF2AF0800AB8F1000F18BF42F00102D2
:10174800002A7FF4A0AE002B40F0E5811AF0010FCB
:1017580000F0E18130238DF8DB302DAB01202733F9
:101768000E901193B3E61AF0080F149200F0BF839D
:101778000A98C31D23F0070303F108010A915E6864
:101788001F68199610973846314603F04DFB0346FB
:10179800002800F09384384600220023314603F0E5
:1017A800CDFE002840F015849DF80F31032047F244
:1017B800A45247F2A0510B901498C0F60001C0F64D
:1017C80000022AF0800A4728D8BF0A46032111924E
:1017D80000220E91159283E60A994AF0080A2A789F
:1017E8002B460A912FE50A992A784AF0040A2B46D3
:1017F8000A9128E52B4613F8012B2A2A00F0CF86F8
:10180800A2F13001092988BF4FF0000810D802352D
:101818004FF0000815F8012C08EB88082B46013515
:1018280001EB4808A2F130010929F3D948EAE87820
:101838001D4609E50A994AF0800A2A782B460A913A
:1018480001E5A2F1300100262B4606EB860613F8C7
:10185800012B01EB4606A2F130011D460929F3D9F7
:101868000C961D46F0E400BF187200084AF0400AC2
:101878000A9934E72A786C2A00F018840A994AF001
:10188800100A2B460A91DEE41AF0200F00F0238399
:101898000A990D9A0B6810464FEAE0710A9AC3E953
:1018A800000102F1040A8FE41AF02003149200F0F8
:1018B800C7800A9BDA1D002322F0070202F1080004
:1018C8000A90D2E9006756EA07010CBF00220122FC
:1018D800C8E50A9A47F2B0500A997823C0F6000082
:1018E8001493166804318DF80D314AF0020A30233A
:1018F800321E18BF01228DF80C3136464FF0000712
:10190800179002230A91ADE50A9B14924FF000024A
:10191800181D8DF80F211B680A901193002B00F0F9
:101928004D85B8F1000F1198C0F22A850021424672
:1019380002F092FA0346002800F06E8511981B1AEF
:101948000E93434540F38284CDF83880002128EA7D
:10195800E8789DF80F31CDF82C801591C0E51AF084
:10196800200F149210D00A9BDA1D0123A4E70A99CC
:101978004AF0200A2A782B460A9164E44AF0100AB1
:1019880014921AF0200FEED11AF0100F40F0548282
:101998001AF0400F00F050820A980123011D0A91A5
:1019A8000688321E18BF012236464FF0000759E557
:1019B8001AF0200F149247F28C52C0F600021792C8
:1019C8007FF43DAD1AF0100F40F02D821AF0400F51
:1019D80000F029820A990A1D0A920E8836464FF0AD
:1019E800000735E5149201200A9A4FF000010B9088
:1019F8000E90136804328DF80F110A922DAA8DF8F3
:101A0800B43011924DE61AF0200F14927FF479AE9B
:101A18001AF0100F40F0ED811AF0400F00F0E98144
:101A28000A98011D0A91B0F9006036464FEAE67738
:101A380070E64AF0100A14921AF020037FF439AFC6
:101A48001AF0100200F05F820A9A101D0A901668B8
:101A5800321E18BF012236464FF0000702E5149BDC
:101A6800652B7FF75AAC109800220023199903F0D0
:101A78005BFD002800F0E18001236360389A47F29B
:101A8800CC53C0F600032360399B013238920133EE
:101A9800072A3993D8BF04F1080300F39F82429ABA
:101AA8001898824203DB1AF0010F3FF47FAC1B99B0
:101AB80001225A60389A19603999013238920131F5
:101AC800072A399100F3EB830833189A561E002E23
:101AD8007FF76CAC102EA04F40F3E98110240DF174
:101AE800DC0803E0103E102E40F3E1815C60389A78
:101AF800399901321F601031072A399103F108031F
:101B08003892EFDD099859464246FFF7A5FA4B4649
:101B18000028E7D07CE4169900220E921191D6E4B1
:101B28000C990B9A8E1A002E7FF748AD102E8A4F0B
:101B3800C8BF4FF0100803DC1BE0103E102E18DD64
:101B4800C4F80480389B399A013327601032072B78
:101B5800399204F108043893EFDD0998594637AAF9
:101B68004C46FFF779FA00287FF452AC103E102E4D
:101B7800E6DC6660389B27605A1C399B38929B19B3
:101B8800072A399300F38881083417E55E60389A8C
:101B98001F60399B01323892F318072A39937FF76F
:101BA80060AD0998594637AAFFF756FA00283FF45E
:101BB80057AD2DE40998594637AAFFF74DFA002882
:101BC8003FF45AAD24E41AF0010F7FF4AAAB0123C5
:101BD8006360389B399A013311990132072B399286
:101BE800216038937FF7D1AB0998594637AAFFF798
:101BF80033FA00287FF40CAC4C46FFF7C7BB0998B2
:101C0800594637AAFFF728FA00287FF401AC4C465A
:101C180008E50998594637AAFFF71EFA00287FF405
:101C2800F7AB4C46B6E40998594637AAFFF714FAB9
:101C380000287FF4EDAB4C46BCE4429B002B40F3FC
:101C4800D98118998B42C0F26F81119A6160389BD3
:101C58002260399A013338935218072B3992D8BF2A
:101C680004F1080300F3BA83429C1898241A002C44
:101C780040F39B81102C384F40F38B81CDF838A06E
:101C88001026AA460DF1DC08099D03E0103C102C33
:101C980040F37C815E60389A399901321F601031B7
:101CA800072A399103F108033892EFDD284659468F
:101CB8004246FFF7D1F94B460028E7D0FFF7A8BB0B
:101CC8001698DDF85CC003461190310906F00F0242
:101CD80041EA077138091CF802200E46074656EA01
:101CE800070103F8012DF0D1169A1193D21A0E921A
:101CF800FFF7EDBB00230922B24273EB0700169BE6
:101D08003EBFCDF82C80A0461C461AD23046394634
:101D18000A22002303F03AFC30463946002302F138
:101D2800300C0A2204F801CD03F030FC06460F46B9
:101D380009200021B042B941E8D323464446DDF8E2
:101D48002C805A1E3036119203F8016C169B9B1A90
:101D58000E93FFF7BCBB00BF1872000809985946DC
:101D680037AAFFF779F900287FF452AB4C46FFF702
:101D7800FFBB1898461E002E7FF708AB102E9C4F0D
:101D8800C8BF4FF0100803DC1BE0103E102E18DD12
:101D9800C4F80480389B399A013327601032072B26
:101DA800399204F108043893EFDD0998594637AAA7
:101DB8004C46FFF751F900287FF42AAB103E102E4D
:101DC800E6DC6660389B399A013327609219072B45
:101DD800399238937FF7D9AA06E7149830214AF048
:101DE800020A012202238DF80C118DF80D01FFF76C
:101DF80039BB0A9A131D16680A9336464FEAE677E6
:101E0800002E77F10000BFF68AAC764267EB4707F1
:101E18002D2356EA07028DF80F310CBF002201224C
:101E28000123FFF723BB0A9B181D1E680A9036463C
:101E38004FF00007FFF70CBB0A9A131D16680A93A8
:101E48000123321E18BF012236464FF00007FFF764
:101E580009BB0998594637AAFFF7FEF800287FF40E
:101E6800D7AA4C46FFF779BA0998594637AAFFF717
:101E7800F3F800287FF4CCAA4C46FFF760BA302864
:101E880000F09682119A302302F8013D169B1192B8
:101E98009B1A0E93FFF71BBB0998594637AAFFF701
:101EA800DBF800287FF4B4AA4C46FFF787BB5E60D6
:101EB800389A399901321F608919072A399138925D
:101EC8003FF7C1AB0833FFF771BA0A992B462A7856
:101ED8000A91FFF7B8B91AF0100F00F0CD810A98EF
:101EE8000D9900F1040A03681960FFF76DB90A9AA1
:101EF800D31D23F0070303F108000A905E681F68EA
:101F0800199610973FE41AF0400300F0A9810A9946
:101F180013460A1D0A920E88321E18BF0122364641
:101F28004FF00007FFF79EBA119A63603899226054
:101F3800399A01313891D3180729399300F362820D
:101F480008340123429E6360389B399A01331B98F9
:101F58000132072B3893D8BF04F108032060399267
:101F680000F34682429A119918988E191E60811AB8
:101F7800596039998A1A3899121839920131389169
:101F880007293FF760AB0833FFF710BA5546DDF86D
:101F980038A05C60389A399901321F600919072AFC
:101FA8003991389200F37F8208331AF0010F3FF419
:101FB800FDA91B9901225A60389A19603999013292
:101FC80038920131072A39913FF73DAB0833FFF7C3
:101FD800EDB92D238DF80F31FFF7E8BB0998594665
:101FE80037AAFFF739F800287FF412AA4B4656E5BE
:101FF8001872000801236360389A47F2CC53C0F680
:1020080000032360399B013238920133072A399340
:10201800D8BF04F1080300F37381429A2AB91898CB
:1020280018B91AF0010F3FF4C1A91B9901225A608F
:10203800389A19603999013238920131072A399151
:1020480000F368810833429C6442002C40F3878186
:10205800102C9E4F40F3A08110260DF1DC0803E000
:10206800103C102C40F398815E60389A39990132FF
:102078001F601031072A399103F108033892EFDD08
:10208800099859464246FEF7E7FF4B460028E7D035
:10209800FFF7BEB9399B5E46002B3FF4BAA90998F1
:1020A800594637AAFEF7D8FFFFF7B3B90A994AF09D
:1020B800200A6A786B1C0A91FFF7C5B83846314682
:1020C800089302F0C3FE089B002840F00181B8F194
:1020D800FF3F08BF08F107080ED0149A672A14BFFB
:1020E80000230123472A08BF43F0010323B1B8F1B5
:1020F800000F08BF4FF0010833463A46CDE93A23AE
:102108004AF4807A3B9B002BC0F20A820023159385
:102118001499662914BF00230123462908BF43F0F8
:1021280001031293002B00F08A810323CDF82C8041
:102138000B990E970F9600930998DDE90E230191EC
:1021480042A9029141A9039140A9049100F0E8FA3B
:10215800149AB2F1670318BF0123472A0CBF002362
:1021680003F0010311902BB91AF0010F08BFDDF835
:1021780000C11AD0119B0B98129903EB000C29B1DE
:102188001B78302B00F0D080429B9C4438460022BC
:1021980000233146CDF820C003F0C6F9DDF820C091
:1021A800002800F07381CDF800C1149811996728B0
:1021B80014BF00230123472808BF43F00103C1EBE4
:1021C8000C011891002B00F04A81429A12F1030F7A
:1021D8000E9202DB904580F24B81149B023B1493D4
:1021E8000E9A1498531E4293002B8DF8F800C0F2F3
:1021F800D1812B228DF8F920092B00F362813FA9A8
:1022080030338DF8FB3030238DF8FA303EAB189A16
:10221800CB1A18991A935918012A0E9140F3CC81B8
:102228000E9801300E9020EAE0710B91159B002B5F
:1022380000F0FD802D2300208DF80F311590FFF759
:1022480050B90C9B5B420C93FFF7CEBA0E9A002054
:102258009DF80F3122EAE27215900B92FFF740B910
:102268000A98011D0A910668321E18BF01223646D7
:102278004FF00007FFF7F6B81AF0400F17BF0A9A99
:102288000A990D9802F1040A11BF136801F1040AB2
:102298000B680D9A14BF18801A60FEF795BF09984D
:1022A800594637AAFEF7D8FE00287FF4B1A84B4656
:1022B8000BE40998402101F0FDFA306030610028F4
:1022C80000F08D8140237361FEF767BF1872000824
:1022D800032047F2AC5247F2A8510B901498C0F66D
:1022E8000001C0F6000215934728D8BF0A462AF015
:1022F800800A032111929DF80F310E91FFF7F0B873
:102308000998594637AAFEF7A7FE00287FF480A847
:102318004B4682E60998594637AAFEF79DFE0028E3
:102328007FF476A84B468EE63846002200233146D5
:10233800CDF820C003F0F8F8DDF820C000287FF4BD
:1023480023AF0B9AC2F1010342931EE7099859463D
:1023580037AAFEF781FE00287FF45AA84B46189A40
:1023680011985A60389A3999186001321898389239
:102378000918072A39913FF766A90833FFF716B8F5
:102388000021159102F072FE9DF80F3120EAE072EB
:102398000E900B92FFF7A4B85C60389A1F60511C2E
:1023A800399A3891121907293992CFDC0833D6E7C0
:1023B80016991198081A0E90FFF789B8B8F1060F08
:1023C80034BF4146062147F2C452C0F6000221EA52
:1023D800E1730E9111920B93FFF763B9099859466F
:1023E80037AAFEF739FE00287FF412A84B463BE4D3
:1023F8000998594637AAFEF72FFE00287FF408A847
:102408004B46AFE50998594637AAFEF725FE00283E
:102418007EF4FEAF4C4694E5CDF8388028EAE8789B
:102428001590CDF82C809DF80F31FFF759B80E980C
:102438009DF80F3120EAE0700B90FFF751B8149A1D
:10244800652A14BF00230123452A08BF43F001036E
:10245800002B32D008F101030B93022368E614988D
:10246800652862DD149A662A1CBF429B0E936FD0C2
:10247800189A0E9B9A425BDC1AF0010F40F081809B
:1024880023EAE37067210B901491CFE6409B9C45AB
:1024980098BF9C467FF689AE302203F8012B9C45F5
:1024A8004093FAD881E60998594637AAFEF7D4FD31
:1024B80000287EF4ADAF4B4677E5CDF82C8002338B
:1024C80036E646F2676C0DF1F700C6F2666C8CFBD7
:1024D8000321DA17C2EBA10202EB8201A3EB41014F
:1024E80013463031092A00F8011DF0DC3033421E52
:1024F800D9B200F8011C079B934298BF0DF1FA016D
:102508007FF684AE02460DF1FB0301E012F8011BD1
:1025180003F8011C1946079801339042F6D875E66E
:102528002D2006F100461590F2E542990E9157E6E6
:102538000E9918980029DABF0E9AC2F102030123F6
:102548001B18672123EAE3720E9314910B926DE630
:10255800429800280E9038DDB8F1000F07D11AF024
:10256800010F04BF20EAE0710B913FF45FAE0E9AB1
:1025780066201490531C43440E9323EAE3710B9195
:1025880054E60E9A6723149301320E9222EAE270FF
:102598000B904BE62D225B428DF8F9202CE60A9928
:1025A8001A78D1F8008004310A91B8F1000FB8BF49
:1025B8004FF0FF38FEF747BE1AF0010F04BF21EABB
:1025C800E1730B933FF432AE2AE6B8F1000F0ED157
:1025D8001AF0010F0BD101220B920E9226E60998F0
:1025E8000C234FF0FF310D910360FEF71ABF08F17D
:1025F8000203662023EAE3710E9314900B9115E60B
:102608002DE9F84F03690E69824689469E4200F318
:102618008380F21C01F1140500F11404013E9200BC
:102628008B18121803F1040859685068013102F038
:10263800E7FD0746002839D000239C461A46E9588A
:10264800E0581FFA81FE4FEA114B81B20EFB07CE0C
:1026580051180BFB07FC0CEB1E4C1FFA8EFECEEB41
:1026680001011FFA8CF24FEA1C4CC2EB10421FFA10
:1026780081FE02EB21424EEA0241E150043312147A
:1026880059198845DBD2321D0AEB8203596869B9AA
:102698009C4209D25AF8222012B105E01A681AB9E8
:1026A800043B013E9C42F9D3CAF8106049465046A3
:1026B80001F086FD00282CDB002301379C46EA58F0
:1026C800E05891B2120C1FFA80F9C2EB1042C1EB2C
:1026D8000901614402EB214289B241EA0241E15019
:1026E80004334FEA224C5A199045E8D2321D0AEBBE
:1026F8008203596869B99C4209D25AF8222012B15A
:1027080005E01A681AB9043B013E9C42F9D3CAF89D
:1027180010603846BDE8F88F0020BDE8F88F00BF8C
:102728002DE9F04F466AA1B00446904699462D9D82
:10273800002E00F02384326882B1616A4FF0010CE8
:10274800766820460B6856604A6819460CFA02F209
:102758009A6001F06FFE636A00221A60B9F1000600
:1027680038DB00232B6040F20003C7F6F0731A46EB
:1027780006EA0303934217D0002200234046494645
:10278800CDE9068902F0D0FE002829D02C98012333
:102798002E990360002900F0D080794B581E2E9A9C
:1027A800136021B0BDE8F08F2C9842F20F730360DC
:1027B800B8F1000F00F0958047F2DC50C0F6000039
:1027C8002E990029EDD0C278C31C002AE7D000F169
:1027D8000803E4E726F000460123B1462B60C2E770
:1027E8002046DDE906231EA900911FA9019101F0E9
:1027F80073FEC6F30A558346002D7ED0DDE9060137
:10280800A5F57E751F9F073D21F07F4323F47003D4
:1028180043F07E51002341F4E001199340F2000394
:102828000022C3F6F873FDF7DFFF4FA3D3E90023B7
:10283800FEF78EF94EA3D3E90023FDF7D7FFCDE9C4
:1028480008012846FEF71EF94BA3D3E90023FEF73B
:102858007FF902460B46DDE90801FDF7C7FFCDE920
:102868000801FEF787FB002200230646DDE9080180
:1028780002F064FE40B13046FEF704F9DDE90823B2
:1028880002F052FE00B9013E162E5BD901231893BF
:10289800013FB7EB050A42BFCAF1000ACDF83CA0D8
:1028A8004FF0000A01D400220F92002EC0F271836B
:1028B800B2440023179615932A9B092B62D8052B3F
:1028C80040F377862A98002704382A902A998B1E85
:1028D800032B00F2DD83DFE813F0A503D803D5034B
:1028E800C40326F07F4626F47006002E7FF464AFFA
:1028F80047F2D050C0F6000062E71F9F1E9BFB18EE
:1029080003F586639D1C202DDCBFC5F1200008FA65
:1029180000F008DD1E3BC5F1400216FA02F228FA63
:1029280003F342EA0300FEF79DF8A5F58665012248
:10293800033D1992A1F1F87170E747F2CC50C0F647
:1029480000002EE747F26023DDE90601C0F6000328
:1029580003EBC603D3E9002302F0F0FD002840F0A2
:102968002083189094E700BF61436F63A787D23F25
:10297800B3C8608B288AC63FFB799F501344D33F66
:10298800CD75000800234FF0FF301F4601212A9320
:102998001190169108902B93656A00236B6020466E
:1029A800696801F063FD636A28601B681093002F53
:1029B80000F05B81002E40F32A8447F2602306F082
:1029C8000F02C0F60003351103EBC20315F0100F18
:1029D800D3E90001CDE90C0100F0E78247F2383372
:1029E800DDE90601C0F6000305F00F054FF0030806
:1029F800D3E90823FEF7D6F9CDE91201BDB147F2B4
:102A08003837DDE90C23C0F6000715F0010F104632
:102A1800194607D0D7E9002308F10108FEF798F80E
:102A280002460B4608376D10EFD1CDE90C23DDE9DE
:102A38000C23DDE91201FEF7B5F9CDE90C0118996F
:102A4800002900F0DE8040F20003DDE90C010022DD
:102A5800C3F6F0734FF0000502F070FD08B14FF0B7
:102A68000105089A002AD4BF002505F00105002DAC
:102A780000F0C780119B002B40F3F58040F2000363
:102A88000022C4F22403DDE90C01FEF761F8CDE968
:102A98000C0108F10100711E1291FDF7F3FF0246C7
:102AA8000B46DDE90C01FEF753F840F20003002263
:102AB800C4F21C03FDF79AFEDDF844C08046A1F17C
:102AC8005079169B002B00F0AD8347F2602340F24B
:102AD8000001C0F60003002003EBCC03C3F6E0714D
:102AE800CDF80CC053E90223FEF75CF942464B4689
:102AF800109DFDF779FE80468946DDE90C01FEF759
:102B080039FA0746FDF7BEFF02460B46DDE90C0120
:102B1800FDF76AFE07F13003CDE90C01404605F8E0
:102B2800013B4946DDE90C2302F026FD002840F070
:102B3800138240F20001DDE90C230020C3F6F07196
:102B4800FDF752FE02460B464046494602F014FD88
:102B5800DDF80CC0002840F0E783BCF1010F40F31A
:102B68008280CDF868B00127CDF870A01D96664622
:102B7800DDE90CAB0C9410E040F200010020C3F634
:102B8800F071FDF731FE42464B4602F0D7FC0028B3
:102B980040F0C783B74280F28B8440F2000340467E
:102BA80049460022C4F224030135FDF7D1FF40F263
:102BB80000030022C4F22403804689465046594641
:102BC800FDF7C6FF8B468246FEF7D4F90446FDF7AB
:102BD80059FF303402460B4650465946FDF704FE6D
:102BE800109A4B46D4554246013782468B4602F02E
:102BF800A5FC52465B460028BED0DDF868B00C9CA8
:102C0800AAE14046FDF73EFFDDE90C23FDF7A0FFF2
:102C180040F200030022C4F21C03FDF7E7FD089A06
:102C2800A1F150758046A946002A40F0EC8240F296
:102C38000003DDE90C010022C4F21403FDF7D4FD02
:102C480042462B46CDE90C0102F096FC002840F0E4
:102C58004A824246DDE90C0105F1004302F06EFCB0
:102C6800002840F0D581DDE906891E9B6FEA03073D
:102C78004FEAD7770E2ECCBF002707F00107002FA9
:102C880000F0B7802B9847F26023C0F6000308993C
:102C980003EBC603C20F0029CCBF002202F00102D9
:102CA800D3E90001CDE90401002A40F0A0810246E1
:102CB8000B4640464946FEF775F8109DFEF75AF94F
:102CC8008246FDF7DFFEDDE90423FDF741FF0246FA
:102CD8000B4640464946FDF787FD0AF1300305F8E3
:102CE800013B089A012A8046894652D040F20003E7
:102CF8000022C4F22403FDF72BFF00220023CDE9B4
:102D0800060102F011FC002840F0EB8110984FF00A
:102D18000108CDF82CB0A346871C0F96DDF820904B
:102D2800DDE906450AE0FDF713FF0022002304460B
:102D38000D4602F0F9FB002840F0CE81DDE90423BE
:102D48002046294608F10108FEF72CF83E46FEF712
:102D580011F98246FDF796FEDDE90423FDF7F8FE3A
:102D680002460B4620462946FDF73EFD00220AF1A1
:102D7800300C07F801CC0137C14540F20003C4F21A
:102D88002403D0D135465C460F9E8046DDF82CB032
:102D9800894642464B4640464946FDF727FD804650
:102DA80089464246DDE904014B4602F0C7FB60B99B
:102DB800DDE9040142464B4602F0B6FB002800F06C
:102DC80090811AF0010F00F08C81109900E01D46E7
:102DD80015F8012C6B1E392A40F067838B42F6D117
:102DE80010993023013631220B70109B1A701296FD
:102DF800B2E0169A002A40F0DF80159F0F9D0C92D2
:102E0800002DD4BF00230123BAF1000FD4BF002343
:102E180003F001034BB1AA45B4BF53462B460F98A4
:102E2800C3EB0A0AED1AC01A0F90159900291CDD88
:102E3800169A002A00F0E982002F12DD0C993A4612
:102E4800204601F073FD5A460C9020460C9901F07B
:102E580085FC594603462046039301F0EBFA039B91
:102E68009B46159BDA1B40F011830121204601F097
:102E78000FFD06901798002805DD06992046179A39
:102E880001F054FD06902A99012940F30A81002790
:102E9800179B002B40F061820123534413F01F035A
:102EA80040F02A811C230F9A9A44ED18D2180F92E9
:102EB8000F9B002B05DD59461A46204601F0F0FB12
:102EC8008346BAF1000F05DD06995246204601F007
:102ED800E7FB06901898002840F029822A9808995C
:102EE8000228D4BF002301230029CCBF002303F00C
:102EF8000103002B00F00C81002940F08C80052292
:102F08000699089B204601F0CDFC06905846069984
:102F180001F056F900287EDD109D01360027DDF806
:102F280030A0312305F8013B0699204601F082FACA
:102F3800BAF1000F00F0D5803B1E18BF012357459A
:102F48000CBF002303F00103002B40F0D080514652
:102F5800204601F06FFA12962046594601F06AFAA7
:102F6800129A531C00222A702C982E99036000296B
:102F780000F0D4812E9A1098156012E4102000F009
:102F880091FCC66046608660066006466062FFF790
:102F9800D2BB0F98714200221591801B17920F9097
:102FA8008AE40021013E189172E4DDE906234FF01E
:102FB8000208CDE9122321E52A98012840F36C8202
:102FC800089A1598531E9842C0F25882C71A089B4F
:102FD800002BA8BF0F9DC0F273820F9A20460121D3
:102FE8009A44D2180F9201F053FC0C9008E7089B02
:102FF80073B940F200030022C4F21403DDE90401AE
:10300800FDF7A6FD42464B4602F0ACFA00286AD00E
:10301800002206920C922B9B0027DDF830A0DE439D
:10302800109D81E7002116912B98002840F39F817D
:103038002B98014611900890656A002217296A604A
:1030480040F2AB8204235B00013203F11400884292
:10305800F9D9089B6A600E2B8CBF002707F001077F
:103068009DE4012216922B9BF3181193591C0029F9
:10307800C8BF0891E0DC0E298CBF002707F00107C4
:10308800089189E401231693CEE700221692EAE715
:103098004FF0FF33002701201193169008932B97C8
:1030A8007AE4B8F1000F7FF4F2AE29F07F4323F4FD
:1030B8007003002B7FF4EBAE40F20003C7F6F07309
:1030C80009EA0303002B3FF4E2AE0F9A0AF1010A62
:1030D800012701320F92DBE635465C460F9EDDF88C
:1030E8002CB0129638E7002006900C9014E7394669
:1030F800204601F09FF92AE7C3F12003042B40F38F
:1031080054820F99043B9A44ED18C9180F91CFE6E1
:103118001699002900F03181002D05DD0C992A4609
:10312800204601F0BDFA0C90002F40F0EA81DDF84E
:1031380030A0109D012308F001000C9F11900F95FD
:103148001D460C9606995846FFF75AFA394630300C
:103158000B90584601F034F8069952460646204628
:1031680001F022FAC3688046002B3DD04FF00109D8
:103178004146204601F05EF92A9959EA010103D136
:10318800119A002A00F0EB81002EC0F29E812A9A43
:10319800324303D1119B002B00F09781B9F1000F46
:1031A80000F3CE810F990B9A01F8012B089B0F9120
:1031B8009D4200F0C28159460A220023204601F0B0
:1031C80071FB57453946834614D00A22002320460E
:1031D800013501F067FB51460A22002307462046C5
:1031E80001F060FB8246ADE75846414600F0E8FF33
:1031F8008146BDE720460A220023013501F052FB33
:10320800074682469EE71296DDF820C059E47542CB
:10321800002D40F00181DDE906014FF00208CDE9FB
:103228000C010CE447F260214246C0F600014B460F
:1032380001EBCC01CDF80CC0109D51E90201FDF75E
:1032480087FCCDE91A01DDE90C01FDF793FE07467D
:10325800FDF718FC0B460246DDE90C01FDF7C4FA40
:1032680007F13003CDE90C0105F8013BDDF80CC08E
:10327800BCF1010F29D0D146DDE90C01B246109E00
:103288001C9501276546A04640F200030022C4F2BF
:103298002403FDF75DFCCDE90C01FDF76BFE044648
:1032A800FDF7F0FB303402460B46DDE90C01FDF773
:1032B8009BFAF4550137AF42E6D11C9D013F5646B3
:1032C8004446CA46ED19CDE90C0140F2000300223C
:1032D800C3F6E073DDE91A01FDF788FA02460B46EA
:1032E800DDE90C0102F048F9F0B940F20001DDE92E
:1032F8001A230020C3F6E071FDF776FA02460B4662
:10330800DDE90C0102F01AF900283FF4ACAC2B46B9
:103318001D4613F8012D302AFAD01DE61098FFF744
:1033280040BADDF868B00C9C129E109950E55846DA
:10333800069900F045FF0028BFF6D0AD5946204653
:103348000A22002301F0AEFA1699013E83460029AD
:1033580040F01981119A0892C0E50698036900EBBC
:103368008303186900F0DAFEC0F1200395E5012116
:10337800119108912B91FFF70FBB109DB146169F35
:10338800AA46DDF81880089E02E001F08BFA834611
:1033980041465846FFF734F901350A2200235946B9
:1033A80000F1300C0AF807C001372046BE42ECDCB9
:1033B800DDF830A04E460027CDF82CC05946012232
:1033C800204601F06DF90699834600F0F9FE0028C1
:1033D8000FDD109900E01D4615F8012C6B1E392AE7
:1033E80040F08C808B42F6D11099312301360B7056
:1033F8009AE503D10B9810F0010FEAD12B461D4630
:1034080013F8012D302AFAD08EE55946159A204630
:1034180001F08CFA834628E505F00F0347F2602295
:10342800C0F60002DDE9060102EBC303D3E900237D
:10343800FDF78EFB2D1108BF4FF00208CDE90C01F6
:103448003FF4FDAA47F23837DDE90C234FF00208B4
:10345800C0F6000715F0010F1046194607D0D7E946
:10346800002308F10108FDF773FB02460B460837F5
:103478006D10EFD1CDE90C23FFF7E1BA1599179A32
:103488005B1AC918D21815911792A0E5594620461B
:1034980001F04CFA8346E8E41999002947D003F56E
:1034A8008663159F03330F9D97E50132D2B29DE4E1
:1034B800DDF868B0DDF870A01D9E0C9CFFF7D3BB4B
:1034C8000F99002308980D1A87E5B9F1000F0F9D91
:1034D8000C9E0FDD59460122204601F0E1F80699BD
:1034E800834600F06DFE002847DD0B99392931D05D
:1034F80001310B910B9A05F8012B15E501321A7071
:1035080012E50C9A2046516800F0B0FF0C9B03F1BD
:103518000C011A690232920005460C3000F0D6FC04
:1035280020462946012201F0BBF8824601E61F9B8E
:10353800159F0F9DC3F136034FE50F9D0C9E3DE788
:103548000B9B0F9D392B0C9E04D00B98431C05F840
:10355800013BE9E4392305F8013B10993CE70B9856
:1035680033460F9D39280C9EF4D0002B01DD013025
:103578000B900B9905F8011BD6E4BBD10B9810F002
:10358800010FB7D0B1E700230C9920460A2201F0B9
:1035980089F9119B08930C90A0E408990E298CBF17
:1035A800002707F00107FFF7FAB93FF481AC1C3395
:1035B80079E40127FFF78AB9F8B540F2F404C2F2BA
:1035C80000040F46054600F0A5FDA3685E6826F0D6
:1035D800030606F57E630F33DF1B3F0B013F3F03F6
:1035E800B7F5805F07DB0021284601F03DFCA368A2
:1035F800F318834204D0284600F08EFD0020F8BD61
:103608007942284601F030FCB0F1FF3F10D0A268A3
:1036180040F21053C2F20003F61B46F0010628469A
:1036280056601A68D71B1F6000F076FD0120F8BDB0
:103638000021284601F018FCA368C21A0F2ADADD17
:1036480040F2FC4440F21051C2F20004C2F2000100
:1036580042F001022468001B08605A60CBE700BFF3
:103668002DE9F04105460C46002900F0888000F05D
:1036780051FDA4F1080240F2F4005668C2F20000BD
:1036880026F00103D0F808C0D1188C454F6827F000
:10369800030700F0958016F001064F605FD0002602
:1036A800CC19646814F0010F06D1DB19002E7AD00A
:1036B8008C68C9688C60E16043F00101D3505160A7
:1036C800002E47D1B3F5007F5BD3590A04299EBF6A
:1036D8004FEA931C0CF1380C4FEACC0428D9142972
:1036E8009CBF01F15B0C4FEACC0421D954299EBF41
:1036F8004FEA133C0CF16E0C4FEACC0418D9B1F523
:10370800AA7F9EBF4FEAD33C0CF1770C4FEACC045A
:103718000ED940F2545C614595BF4FEA934C4FF483
:103728007C740CF17C0C4FF07E0C98BF4FEACC04F3
:103738000419A168A14203D164E089688C4204D0CD
:10374800486820F003008342F7D3CB68D3609160C8
:10375800CA609A602846BDE8F04100F0DDBC54F824
:10376800084C00F1080C121B1B199468644547D0DB
:10377800D2F80CC0CCF80840C4F80CC090E7BDE8FB
:10378800F081DB084FF0010C466800EBC3019B1089
:103798000CFA03F3D1608C6846EA03034360946033
:1037A800E2608A60D6E78C681C4FBC4281D1D35056
:1037B80043F00103E260A26053609460D460C9E7FB
:1037C800FB1816F0010F07D154F8081C521A5B18A1
:1037D800D4689168A160CC6040F200518260C2F266
:1037E800000143F0010050600A689342B2D340F2EE
:1037F8000C532846C2F200031968FFF7DDFEA9E75B
:1038080001264DE7012644684FEAAC0C0B4606FA40
:103818000CFC44EA0C04446098E700BFFC0000205C
:1038280047F22823C0F6000318687047004870471D
:103838002C720008004870472C72000870B50546C5
:103848000E46144672B147F2E0511046C0F6000128
:1038580001F01EFB58B947F2E0502C62C0F6000098
:10386800EE6170BD47F2E050C0F6000070BD47F24F
:103878009C512046C0F6000101F00AFB0028EAD05E
:10388800002070BD40F200030A46C2F20003014660
:103898001868D3E740F200030146C2F20003186833
:1038A800FFF7DEBE40F200030146C2F200031868CB
:1038B80000F000B82DE9F04F01F10B04162C83B08D
:1038C80006462FD8002310248C422CBF194643F0FB
:1038D8000101002930D1304600F01CFCB4F5FC7F12
:1038E8002ED24FEAD40E40F2F405C2F2000505EBE1
:1038F800CE02D368934200F006825A6803F10805A5
:10390800D968304622F0030C9A6863445C688A6080
:1039180044F00104D1605C6000F0FEFB284603B06F
:10392800BDE8F08F24F00704E30F8C422CBF194642
:1039380043F001010029CED00C2300253360EDE7C8
:103948005FEA542E04BF4FEAD40E4FEACE0040F08F
:10395800908040F2F405C2F200052818C368984226
:1039680006D10DE0002A80F26F81DB68984207D00B
:10397800596821F003010A1B0F2AF3DD0EF1FF3EFF
:103988000EF1010E40F2F407C2F2000707F1080138
:103998008B68994208BF7A6826D05A6822F0030CCF
:1039A800C4EB0C020F2A00F39481002AC9608960D5
:1039B80080F29980BCF5007F80F065814FEADC0CCD
:1039C8004FF0010A7A6807EBCC004FEAAC0C0AFA10
:1039D8000CFCD860D0F808804CEA02027A60C3F880
:1039E8000880C8F80C3083604FF0010C4FEAAE0332
:1039F8000CFA03FC944500F2828012EA0C0F08D1FD
:103A08002EF0030E4FEA4C0C0EF1040E12EA0C0FC6
:103A1800F8D007EBCE09F246C846D8F80C309845DE
:103A280007D168E1002A80F27881DB68984500F0C8
:103A38006281586820F00300021B0F2AF2DD1D4640
:103A48001F19D3F80CC044F0010E55F8084F304642
:103A5800BA5042F00102C3F804E0CCF80840C4F8B8
:103A68000CC08F60CF607A60B960F96000F054FBD9
:103A780054E7BEF1040F9EBF4FEA941E0EF1380EB4
:103A88004FEACE007FF665AFBEF1140F9CBF0EF172
:103A98005B0E4FEACE007FF65CAFBEF1540F9EBFBF
:103AA8004FEA143E0EF16E0E4FEACE007FF651AF8C
:103AB800BEF5AA7F9EBF4FEAD43E0EF1770E4FEABD
:103AC800CE007FF646AF40F254539E4595BF4FEA6D
:103AD800944E4FF47C700EF17C0E4FF07E0E98BF22
:103AE8004FEACE0035E703EB0C0203F10805304638
:103AF800536843F00103536000F00EFB0EE7D7F85C
:103B08000880D8F8043023F00309C4EB09024C45B7
:103B180094BF002301230F2AD8BF43F00103002BD1
:103B280000F0A18040F20C5BD5F80824C2F2000B2B
:103B3800DBF8003010331B19B2F1FF3F06D003F554
:103B48007E631F3323F47E6323F01F031946304638
:103B5800019301F089F9019BB0F1FF3F824600F023
:103B6800F48008EB0901814200F2EC80DBF80420C4
:103B78009A185145CBF8042000F04581D5F808542F
:103B880040F2F400C2F20000B5F1FF3F08BFC0F8F0
:103B980008A403D05244511ACBF804101AF00705B0
:103BA800304617BFC5F108054FF48055AA4405F5FE
:103BB800805553441B051B0DED1A294601F054F995
:103BC800B0F1FF3F00F02C81CAEB0001491941F028
:103BD8000101DBF8042040F20C53C7F808A0C2F238
:103BE8000003AA18B845CBF80420CAF8041017D067
:103BF800B9F10F0F40F2DF80A9F10C01052521F082
:103C0800070108EB01000F2985604560D8F804001A
:103C180000F0010041EA0000C8F8040000F2AC809E
:103C2800D04640F20C53DBF82C10C2F200038A4253
:103C3800DBF8301088BFDA6240F20C53C2F200039E
:103C48008A4288BF1A6382E05C189A68D96830464D
:103C5800666803F108058A6046F00103D160636075
:103C680000F05AFA5AE608EB040342F0010244F065
:103C780001043046C8F8044008F108055A60BB60E2
:103C880000F04AFA4AE64FEA5C22042A54D9142A78
:103C980000F289805B324FEAC208A84440F2F40778
:103CA800C2F20007D8F80800404503D16FE08068E9
:103CB800804504D0426822F003029445F7D3D0F837
:103CC8000CC0C3F80CC098607A68C360CCF80830A0
:103CD8008AE61F19304644F00104CF605C6003F1A6
:103CE8000805BA5042F001028F607A60B960F96045
:103CF80000F012FA12E60AF1010A1AF0030F5FD077
:103D080003F1080889E603F10802D3689A4208BF5C
:103D18000EF1020E3FF436AEEFE51D461918DA68CB
:103D2800304655F8083F4C68936044F00104DA6067
:103D38004C6000F0F1F9F1E54FEA9C1238324FEA95
:103D4800C208AAE7B8453FF411AFD7F80880D8F8F9
:103D5800042022F00302944294BF00230123121B83
:103D68000F2AD8BF43F00103002B3FF47CAF304645
:103D7800002500F0D1F9D1E508F10801304601939A
:103D8800FFF76EFC019BD7F808805A6849E74FF0A7
:103D9800010AD7F80480921084460AFA02F248EA27
:103DA80002027A608DE7542A24D84FEA1C326E3218
:103DB8004FEAC20871E70123D046CAF80430C6E7C3
:103DC8004A461EF0030F13460EF1FF3E33D053F858
:103DD80008299A42F5D07B684FEA4C0C9C453FF67F
:103DE8008EAEBCF1000F3FF48AAE1CEA030F27D059
:103DF800D6460EE6B2F5AA7F15D84FEADC327732FE
:103E08004FEAC20849E70805000D00287FF4B6AE5E
:103E1800D7F808804B4443F00103C8F8043000E7A2
:103E280001210025D5E640F2545082420DD94FF4C5
:103E38007C787E2231E77B6823EA0C037B60CBE742
:103E48004FEA4C0C0AF1040ACFE74FEA9C427C3255
:103E58004FEAC20821E700BF10F0030FC9B210B43F
:103E680010D0002A2FD003788B422AD0013A05E0DF
:103E7800002A28D00378013A8B4222D0013010F072
:103E8800030FF5D1032A11D941EA012444EA044475
:103E9800036884EA0303A3F1013C2CEA030313F04B
:103EA800803F03D1043A0430032AF1D85AB1037889
:103EB8008B4206D0013A32B110F8013F013A8B42E9
:103EC800F9D110BC70470020FBE700BF032A2DE999
:103ED800F0070BD83AB1002311F803C000F803C06B
:103EE80001339342F8D1BDE8F007704782180C46B9
:103EF800034603E014F8011C03F8011C03F0030651
:103F08001946A44601330134002EF3D11CF00304F2
:103F1800634608BFC1EB020C68D06542C4F1040ACD
:103F28000CEB050733464FEACA0A5CF805604FEA0E
:103F3800C408551A08E057F8044F264604FA0AF44C
:103F480049EA0404CC5004335C18032D26FA08F916
:103F5800A5F104050CEB0306EDDC002302E0F15C9F
:103F6800E154013319199142F9D3BCE753F8404C95
:103F780041F8404C53F83C4C41F83C4C53F8384C11
:103F880041F8384C53F8344C41F8344C53F8304C21
:103F980041F8304C53F82C4C41F82C4C53F8284C31
:103FA80041F8284C53F8244C41F8244C53F8204C41
:103FB80041F8204C53F81C4C41F81C4C53F8184C51
:103FC80041F8184C53F8144C41F8144C53F8104C61
:103FD80041F8104C53F80C4C41F80C4C53F8084C71
:103FE80041F8084C53F8044C41F8044C1C460D4663
:103FF80040334031BCF13F0FACF1400CB6DC2146F8
:104008002B46541B0FE051F8105C43F8105C51F834
:104018000C5C43F80C5C51F8085C43F8085C51F8F8
:10402800045C43F8045C0F2C0D469C4601F110011A
:1040380003F11003A4F11004E5DCCCEB020100232A
:1040480003E0EC584CF8034004335E19032903EBF2
:104058000C04A1F10401F4DC7FE700BF88428C4620
:1040680070B4054614460ED98B1898420BD242B14B
:10407800C2EB030C0146531E1CF80320CA54013B33
:10408800FAD270BC70470F2A09D8002CF9D0002347
:104098001CF80320EA540133A342F9D1F1E741EABD
:1040A800000313F0030FF0D194460C46034625682D
:1040B800ACF1100C1D6065685D60A5689D60E568E1
:1040C8001034DD601033BCF10F0FF0D8103A4FEA0E
:1040D800121C0CF10105CCEB0C7C2D0102EB0C162B
:1040E80001EB050C4519032E3446CED900235CF8A4
:1040F8000320EA500433F21A032AF8D8043EB3081E
:104108005A1CC3EB83739200944406EB8304AD18E6
:10411800BBE700BF704700BF704700BF020C0346F3
:104128001204B2B1002013F07F4F01D108301B02F6
:1041380013F0704F01D104301B0113F0404F01D12F
:1041480002309B00002B03DB13F0804F04D00130BA
:10415800704703041020E6E72020704703680246F2
:1041680013F0070009D013F0010F21D113F0020F4B
:1041780022D19B0802201360704799B209B91B0C21
:10418800102013F0FF0F01D108301B0A13F00F0F96
:1041980001D104301B0913F0030F01D102309B0831
:1041A80013F0010F02D15B0804D00130136070478F
:1041B80000207047202070475B080120136070477B
:1041C80003460A69006910B4801A11D1043203F158
:1041D800140C92009B1889180431043353F8044CCA
:1041E800043B51F8042C0439944203D19C45F5D37F
:1041F80010BC704738BF4FF0FF30F9D30120F7E704
:1042080040F20003C7F6F07301EA0303A3F1507309
:10421800002B02DD1946002070475B421B15132B4B
:104228000EDD143B1E2B03DD0123002118467047C9
:104238000122C3F11F03002112FA03F31846704745
:104248004FF40022002052FA03F170472DE9F041A3
:10425800046900F114060F46043450F8245000EBAA
:104268008404A0462846FFF759FF0A28C0F1200316
:104278003B6014DCA642C0F10B0337D254F8041C8F
:10428800D94025FA03FC15304CF07E53854043F4A1
:10429800E00341EA050210461946BDE8F081A6424E
:1042A80020D300210B3802BF45F07E530A4643F461
:1042B800E003F0D0B442C0F1200319D954F8044CFB
:1042C800DC40854021FA03FC45F07E5511FA00F0E8
:1042D80045F4E00544EA000245EA0C031046194695
:1042E800BDE8F08154F8041C043CDBE70021C8E772
:1042F8000024E6E72DE9F04383B00E4601A90746FE
:10430800FFF7A4FF0D46044669463046FFF79EFFB7
:10431800DDF804C0A946A0460B4602463169164698
:1043280038691F46401A0099C1EB0C0101EB401196
:104338000029C9BF05EB0159A3EB015724464D4697
:10434800DCBF12463B4620462946FCF72BFD03B04E
:10435800BDE8F083172810B504460EDD40F20001D1
:104368000020C3F6F07140F200030022C4F22403D7
:10437800FCF7EEFB013CF6D110BD47F26023C0F616
:10438800000303EBC003D3E9000110BD1369013931
:1043980002F1140C10B402EB83024C1114320134F4
:1043A800944500EB84040FD200235CF80310C1503D
:1043B800043303EB0C018A42F7D86FEA0C0C624411
:1043C80022F0030204328018844204D9002340F802
:1043D800043B8442FBD810BC704700BF02694B11F4
:1043E8009A4210DB0EDD11F01F010BD01A4600EBCC
:1043F80083035B6923FA01FC0CFA01F1994202D0AC
:10440800012070471A46043200F1140100EB8203C0
:1044180003F1040C61450BD250F82220002AEFD199
:10442800994205D253F8042D002AE9D19942F9D3CB
:104438000020704730B5456A83B0044655B139B19C
:10444800636A4A68DB6853F82200086043F8221060
:1044580003B030BD10200191FFF724FA0199606282
:10446800C560456085600560E9E700BF70B5446ACE
:1044780006460D4664B1E268A2B152F82530EBB1A8
:10448800196842F825100022DA601A61184670BDD2
:104498001020FFF707FA002304467062C3604360E8
:1044A8008360036010223046042100F00FFE736A17
:1044B800E060DA68002AE0D11346E7E701243046D5
:1044C8002146AC40621D920000F000FE0346002821
:1044D800DCD045608460D6E72DE9F04583B0012142
:1044E8001D4614460A9F0B9EFFF7C0FF25F00042A9
:1044F80025F07F4323F4700315465FEA125A0093B0
:104508001CBF43F4801300938046002C23D002A8DC
:1045180040F8044DFFF722FE0346002837D10199E1
:10452800009AC8F81410002A14BF02240124C8F8FD
:104538001820C8F81040BAF1000F1BD0AAF5866AF7
:10454800C3F13502AAF1030A53443B603260404686
:1045580003B0BDE8F0856846FFF700FE01231C465E
:10456800C8F81030009BC8F8143000F12003BAF1E5
:10457800000FE3D108EB8402A3F58663023B3B609E
:104588001069FFF7CBFDC0EB44103060DFE7009AFD
:10459800C0F1200112FA01F1C24001980143C8F8A4
:1045A80014100092BFE700BF2DE9F84F13690F6997
:1045B8000C461546FF1A002F4FD06ADB002701F181
:1045C80014066168FFF752FFD5F81080D4F810C0C0
:1045D80005F11401002205EB880504EB8C0405F1B4
:1045E8001408143400F11403C76051F8047B56F81A
:1045F800045BBB461FFA87FA3F0C1FFA85F9C7EB25
:104608001547CAEB090A524407EB224792B242EA1D
:10461800074243F8042B3A148845E6D8A6420ED23E
:1046280056F8041B8DB2090C521901EB224192B2C3
:1046380042EA014243F8042B0A14B442F0D853F872
:10464800042C32B953F8082C0CF1FF3C043B002A27
:10465800F8D0C0F810C0BDE8F88F043301F1140693
:104668009B00D218CB180433043253F804CC043B13
:1046780052F8041C043A8C450AD19E42F5D3002115
:10468800FFF7F4FE0123036100234361BDE8F88FBF
:1046980097D223462C4601271D4604F1140690E7BD
:1046A8002DE9F8450D698B68561101350C46AD1991
:1046B80090469D428246496803DD5B0001319D4278
:1046C800FBDC5046FFF7D2FE002E074600F114022D
:1046D8000ADD0023194642F823100133B342FAD108
:1046E80007EB830303F11402206904F1140304EBBC
:1046F8008000143018F01F081BD0C8F1200E0021CC
:104708001E6806FA08FC41EA0C0142F8041B53F83B
:10471800041B984221FA0EF1F2D8116001B101355B
:104728005046013D21463D61FFF784FE3846BDE80D
:10473800F88553F8081042F8081008F1040808EB47
:1047480003018842ECD953F8081042F8081008F120
:10475800040808EB03018842EBD8E1E72DE9F04FA4
:10476800D1F8108017690D46164687B0B845B5BF11
:1047780015463B460B464746B4BF1E469846AB68AF
:1047880008EB070469689C42C8BF0131FFF76EFE59
:1047980000EB840300F1140B143303909B4504933E
:1047A80006D204995B46002243F8042B9942FBD8B1
:1047B80006EB880806F1140908F1140805EB870CC4
:1047C8001435C145CDF804800CF1140C02954BD278
:1047D8004FF0000A059459F80A400AEB0B08A0B2FA
:1047E800D8B1029A4346002452F8045B1968AFB264
:1047F8002D0C8EB2090C00FB076600FB051136195B
:1048080001EB1641B6B20C0C944546EA014643F852
:10481800046BE9D81C6059F80A40240C1CD05BF8DA
:104828000A204146029B002510461E8897B206FBC7
:10483800045505EB104547EA05470F6051F8040F8A
:1048480053F8042B86B2120C02FB046202EB1542E9
:10485800150C9C45E9D80A600AF1040A019A0AEB8A
:1048680009039A42B7D8059C002C0BDD049A52F82C
:10487800043C3BB9134603E053F8082C043B0AB93F
:10488800013CF9D1039B18461C6107B0BDE8F08FC5
:1048980010B50C460121FFF7E9FD012244610261D0
:1048A80010BD00BF2DE9F0450D46002106462C69D4
:1048B80083B005F11408084658F8017001301FFA52
:1048C80087FA4FEA174C0AFB02330CFB02FC0CEB8D
:1048D800134C9BB203EB0C4348F80130043184427B
:1048E8004FEA1C43E8DC3BB1AA68944208DA05EBBE
:1048F800840201342C615361284603B0BDE8F08579
:104908006968304601930131FFF7B0FD2A6905F166
:104918000C010232920007460C30FFF7D7FA2946FD
:1049280030463D46FFF786FD019BE0E72DE9F04163
:10493800154612F00302044688462CD1AD101ED04D
:10494800666A002E34D0B768002F3BD015F0010FEF
:1049580008D16D1013D03E68A6B13046074615F051
:10496800010FF6D041463A462046FFF7F7FE41468A
:1049780006462046FFF75EFD6D10B046EBD1404677
:10498800BDE8F08139463A462046FFF7E7FE386031
:1049980007460660E3E747F2602C0023C0F6000CE8
:1049A8000CEB8202D2F8C420FFF77CFF8046C5E7F3
:1049B8001020FEF777FF002306466062C36043605D
:1049C80083600360204640F27121FFF761FF0023F6
:1049D800B06007460360B9E72DE9F8451E4648F67A
:1049E800396306F1080CC3F6E30388460546174603
:1049F80083FB0C134FEAEC7CCCEB630CBCF1010F8E
:104A080035DD00210122520001319445FBDC2846A6
:104A1800FFF72CFD089B43610123092F036122DD69
:104A280008F1090A092418F8043001460A22013459
:104A3800303B2846FFF736FFA742F4DC0AEB0708AD
:104A4800A8F10808BE420CDD002418F8043001461D
:104A580001340A22303B2846FFF724FFE3199E421F
:104A6800F3DCBDE8F88508F10A080927EAE7002120
:104A7800CDE700BF2DE9F04F914683B007460E46BB
:104A8800002900F03A81A1F1080809F10B04FFF7A9
:104A980041FB162CD8F804100B4600F2A080102217
:104AA800002514464C4538BF45F00105002D40F05F
:104AB8002A8121F0030A9245A2BF4046554608F1D3
:104AC800080875DA40F2F40308EB0A00C2F20003A2
:104AD800D3F808E0864500F01A81D0F804C02CF01D
:104AE800010B8344DBF804B01BF0010F7CD0AC460B
:104AF800284611F0010F40F09B8056F8081CC1EBC6
:104B0800080BDBF8045025F00305002800F0DD80D1
:104B1800704500F01F8105EB0A030CEB0305954275
:104B2800B8BF1D46C0F2D28081685B46C068AAF152
:104B38000402242A8160C86053F8081FDBF80C00BF
:104B48008160C86000F2D080132A9C4621D9314682
:104B58000BF1100C51F8040BCBF8080070680E1D0F
:104B68001B2ACBF80C0014D94868311D0BF1180C1E
:104B7800CBF8100070680E1D242ACBF8140008D159
:104B88004A680BF1200CCBF8182072680836CBF86D
:104B98001C20314698466246584651F8043B42F874
:104BA800043B7368CCF804304B685360DBF804307E
:104BB800C4EB050CBCF10F0F26D8421903F0010312
:104BC80043EA05054560536843F0010353603846DE
:104BD8004546FFF7A1FA284603B0BDE8F08F24F058
:104BE80007042246E50F5DE72CF0030C0CEB0A05E1
:104BF8009542FFF67EAF82680B46C168404608F1D1
:104C080008088A60D160D3E7011903F0010301EBBA
:104C18000C0243EA04044CF0010344604B6038463C
:104C28005368083143F001035360FEF719FDCEE7DE
:104C380049463846FEF73EFE0546002841D0D8F8DA
:104C48000430A0F1080223F0010141448A4200F037
:104C5800D780AAF104023146242A78D8132A0346B9
:104C680021D9344654F8043B211D40F8043B031D68
:104C7800D6F804C01B2AC5F804C014D9D4F804E037
:104C88001C1D01F1040CC0F804E048680CF1040193
:104C98005860231D242A06D1DCF8042062604A6883
:104CA80008315A60083308461A4650F8044B42F84F
:104CB800044B496859604368536031463846FEF7EB
:104CC800CFFC3846FFF728FA85E755449542AFDB15
:104CD8005B46DBF80C00AAF1040253F8081F242AEB
:104CE8008160C8607FF630AF184631469846FFF7B6
:104CF800B5F95846DBF804305AE7114603B0BDE869
:104D0800F04FFEF7D7BD0C2300253B6063E7DEF8C4
:104D1800045004F1100B25F0030C0CEB0A00584565
:104D2800B8BF7046FFF6E5AE08EB0402011B41F080
:104D380001019A6051603846D8F80410354601F0F0
:104D480001031C43C8F80440FFF7E6F943E7FFF7FF
:104D580085F9B2E7554404F11001AC448C45B5DB44
:104D68005D46DBF80C00AAF1040255F8081F242A56
:104D78008160C8604CD8132A284624D931460BF1E3
:104D8800100051F804EBCBF808E0D6F804E00E1D4B
:104D98001B2ACBF80CE016D9D1F804E0311D0BF131
:104DA8001800CBF810E0D6F804E00E1D242ACBF842
:104DB80014E008D14A680BF12000CBF8182072687B
:104DC8000836CBF81C203146024651F804EB42F86D
:104DD80004EB76684660496851600BEB0402C4EB4B
:104DE8000C0141F001019A6051603846DBF804106B
:104DF80001F001031C43CBF80440FFF78DF9EAE604
:104E08005568404608F1080825F003055544CFE6E3
:104E1800314628460093CDF804C0FFF71FF9DDF8A6
:104E280004C0009BD9E700BF0246404240EA0203A3
:104E380021F0004141EAD373C3F1FE4303F5700347
:104E4800584240EA0303D8170130704702464042EF
:104E5800104321F0004141EAD070C0F1FE4000F556
:104E68007000C00F704700BF38B540F24054C2F21E
:104E780000040546084600232360FBF7A1FCB0F1B7
:104E8800FF3F00D038BD2368002BFBD02B6038BD16
:104E980080EA010212F0030F3AD110F0030220F069
:104EA800030021F0030150F804CB08BF51F8043B7C
:104EB8000DD082F003024FEAC2026FF07F4323FA5B
:104EC80002F251F8043B4CEA020C43EA020300BF29
:104ED800ACF101329C4501BF22EA0C0212F0803F7E
:104EE80050F804CB51F8043BF2D04FEA0C604FEA7B
:104EF8001C2C012828BFB0EB036F08BF1B0AF4D095
:104F080003F0FF034FEA1060A0EB0300704700BFF7
:104F180010F0030F0AD010F8012B11F8013B012AF9
:104F280028BF9A42F4D0A2EB030070474DF8045D05
:104F38004DF8044D4FF0010242EA022242EA0242D1
:104F480001F0030C21F0030150F8044B51F8045B05
:104F5800BCF1020F26D04BD824F07F4CBCEB152FA8
:104F6800A4EB020323EA04030DD113EAC21308BF1A
:104F780051F8045B0AD18CEA040CBCEB056F0CD128
:104F880050F8044BE8E74FEA15255CE033F07F431F
:104F980052D10D784FEA146C55E04FEA146C05F0C5
:104FA800FF0550E04FEA044CA4EB02034FEA1C4C07
:104FB80023EA0403BCEB154F17D113EAC21308BF49
:104FC80051F8045B07D18CEA040CBCEB054F08D1FF
:104FD80050F8044BE6E71B042ED10D884FEA144C19
:104FE80031E04FEA05454FEA144C4FEA15452AE0EF
:104FF80004F0FF0CBCEB156FA4EB020323EA0403D7
:105008000DD113EAC21308BF51F8045B0AD18CEA28
:10501800040CBCEB052F0AD150F8044BE8E74FEA23
:10502800156510E014F0FF0F06D051F8045B4FEA45
:10503800142C25F07F4506E04FF000005DF8044B86
:105048005DF8045B70470CF0FF0205F0FF000128D3
:1050580028BF904204BF4FEA1C2C2D0AF3D0A2EBC4
:1050680000005DF8044B5DF8045B704720F0030115
:1050780010F00300C0F1000051F8043B00F1040CEB
:105088004FEACC0C6FF000021CBF22FA0CF213435B
:105098004FF0010C4CEA0C2C4CEA0C4CA3EB0C0224
:1050A80022EA030212EACC1204BF51F8043B04308E
:1050B800F4D013F0FF0F1FBF013013F47F4F0130FE
:1050C80013F47F0F18BF0130704700BF38B501FBDC
:1050D80002F1FEF7EFFB0446F8B150F8042C22F079
:1050E8000302043A242A1AD8132A03460FD90021A6
:1050F80040F8041B031D1B2A616008D91D1D41606F
:1051080059602B1D242A02BF6960596008331A466A
:10511800002142F8041B59605160204638BD002127
:1051280000F002F8204638BD032AC9B230B407D8C7
:1051380022B10023C15401339342FBD130BC7047E4
:1051480000EB020C034601E003F8011C03F0030422
:105158001A460133002CF7D14FF00133C2EB0C048F
:1051680003FB01F31FE042F8403C42F83C3C42F8A4
:10517800383C42F8343C42F8303C42F82C3C42F887
:10518800283C42F8243C42F8203C42F81C3C42F8B7
:10519800183C42F8143C42F8103C42F80C3C42F8E7
:1051A800083C42F8043C154640323F2CA4F1400428
:1051B800D9DC2A46C5EB0C0407E042F8103C42F85B
:1051C8000C3C42F8083C42F8043C154610320F2CBF
:1051D800A4F11004F1DC2A46C5EB0C0501E042F805
:1051E800043C14460432032DA5F10405F7DC01E064
:1051F80004F8011B6445FBD3A0E700BF00000000D2
:105208004A1E08BF7047C0F02481884240F21681C8
:10521800114200F01781B0FA80F3B1FA81F2A2EBE3
:105228000303C3F11F0304A202EB03134FF00002B0
:105238009F4600BFAFF30080B0EBC17F00BF42EBD9
:10524800020228BFA0EBC170B0EB817F00BF42EB28
:10525800020228BFA0EB8170B0EB417F00BF42EB98
:10526800020228BFA0EB4170B0EB017F00BF42EB08
:10527800020228BFA0EB0170B0EBC16F00BF42EB88
:10528800020228BFA0EBC160B0EB816F00BF42EB08
:10529800020228BFA0EB8160B0EB416F00BF42EB78
:1052A800020228BFA0EB4160B0EB016F00BF42EBE8
:1052B800020228BFA0EB0160B0EBC15F00BF42EB68
:1052C800020228BFA0EBC150B0EB815F00BF42EBE8
:1052D800020228BFA0EB8150B0EB415F00BF42EB58
:1052E800020228BFA0EB4150B0EB015F00BF42EBC8
:1052F800020228BFA0EB0150B0EBC14F00BF42EB48
:10530800020228BFA0EBC140B0EB814F00BF42EBC7
:10531800020228BFA0EB8140B0EB414F00BF42EB37
:10532800020228BFA0EB4140B0EB014F00BF42EBA7
:10533800020228BFA0EB0140B0EBC13F00BF42EB27
:10534800020228BFA0EBC130B0EB813F00BF42EBA7
:10535800020228BFA0EB8130B0EB413F00BF42EB17
:10536800020228BFA0EB4130B0EB013F00BF42EB87
:10537800020228BFA0EB0130B0EBC12F00BF42EB07
:10538800020228BFA0EBC120B0EB812F00BF42EB87
:10539800020228BFA0EB8120B0EB412F00BF42EBF7
:1053A800020228BFA0EB4120B0EB012F00BF42EB67
:1053B800020228BFA0EB0120B0EBC11F00BF42EBE7
:1053C800020228BFA0EBC110B0EB811F00BF42EB67
:1053D800020228BFA0EB8110B0EB411F00BF42EBD7
:1053E800020228BFA0EB4110B0EB011F00BF42EB47
:1053F800020228BFA0EB0110B0EBC10F00BF42EBC7
:10540800020228BFA0EBC100B0EB810F00BF42EB46
:10541800020228BFA0EB8100B0EB410F00BF42EBB6
:10542800020228BFA0EB4100B0EB010F00BF42EB26
:10543800020228BFA0EB0100104670470CBF0120F4
:1054480000207047B1FA81F2C2F11F0220FA02F07F
:10545800704708B14FF0FF3000F00EB80029F8D0BF
:105468002DE90340FFF7CCFEBDE8064002FB00F340
:10547800A1EB0301704700BF704700BF4FF0FF3C2E
:1054880006E000BF4FF0010C02E000BF4FF0010C36
:105498004DF804CD4FEA410C7FEA6C5C4FEA430CAF
:1054A80018BF7FEA6C5C1BD001B050EA410C0CBFFE
:1054B80052EA430C91EA030F02BF90EA020F002060
:1054C800704710F1000F91EA030F58BF994208BFC7
:1054D80090422CBFD8176FEAE37040F00100704784
:1054E8004FEA410C7FEA6C5C02D150EA013C07D1DB
:1054F8004FEA430C7FEA6C5CD6D152EA033CD3D026
:105508005DF8040B704700BF8446104662468C461F
:105518001946634600E000BF01B5FFF7B7FF002852
:1055280048BF10F1000F01BD4DF808EDFFF7F4FF7B
:105538000CBF012000205DF808FB00BF4DF808ED06
:10554800FFF7EAFF34BF012000205DF808FB00BF29
:105558004DF808EDFFF7E0FF94BF012000205DF84B
:1055680008FB00BF4DF808EDFFF7CEFF94BF012000
:1055780000205DF808FB00BF4DF808EDFFF7C4FFF9
:1055880034BF012000205DF808FB00BF4BB942B9C9
:10559800002908BF002802D04FF0FF310846FFF766
:1055A8006BBF82B0EC462DE9005000F005F8DDF83D
:1055B80004E002B00CBC7047F8B514461D46064618
:1055C8000F4600F0D7F900FB05F5A0FB042304FB08
:1055D8000154E318B61A67EB0307069BC3E9006793
:1055E800F8BD00BFF8B514461D4606460F4600F044
:1055F8000FF800FB05F5A0FB042304FB0154E31896
:10560800B61A67EB0307069BC3E90067F8BD00BF3E
:1056180000292DE9F04F85B0C0F2C8800026002B84
:10562800C0F2BF808946144605469B46002B4AD1E6
:105638008A4257D9B2FA82F353B1C3F1200001FA72
:1056480003F925FA00F812FA03F49D4048EA09091B
:10565800270C484639461FFA84FBFFF7D1FD394627
:1056680082464846FFF7FAFE2A0C0BFB0AF342EA89
:1056780001494B4509D919EB04090AF1FF3A04D24B
:105688004B4584BF0AF1FF3AA144C3EB09093946E7
:105698004846ADB2FFF7B4FD394680464846FFF7A5
:1056A800DDFE0BFB08FB45EA0145AB4507D92D1983
:1056B80008F1FF3803D2AB4588BF08F1FF3848EA44
:1056C8000A48002703E08B4257D90027B8464246CC
:1056D8003B4616B1524263EB43031946104605B0E8
:1056E800BDE8F08F22B911460120FFF789FD044675
:1056F800B4FA84F8B8F1000F5ED1C4EB0908270C9E
:105708001FFA84F90121029139464046FFF778FDD6
:10571800394682464046FFF7A1FE4FEA154809FB85
:105728000AF348EA014B5B4509D91BEB040B0AF164
:10573800FF3A04D25B4584BF0AF1FF3AA344C3EBA6
:105748000B0B39465846ADB2FFF75AFD394680462D
:105758005846FFF783FE09FB08F945EA0145A945C4
:1057680007D92D1908F1FF3803D2A94588BF08F1D8
:10577800FF3848EA0A48029FA9E7B3FA83F7002FDF
:1057880068D18B422CBF4FF000094FF001098242CB
:105798008CBF4C4649F00104002C96D04FF001080C
:1057A80095E7524263EB4303F6433BE7404261EB24
:1057B80041014FF0FF3632E704FA08F4C8F1200738
:1057C80035FA07F329FA07FA270C09FA08FB3946CC
:1057D800504643EA0B020292FFF712FD39461FFAC0
:1057E80084F983465046FFF739FE029809FB0BF20D
:1057F800030C43EA01439A4204D91B190BF1FF3BFE
:10580800C0F0B1809B1A394618460193FFF7F8FC9F
:105818000199824608463946FFF720FEDDF808C0A0
:1058280009FB0AF31FFA8CF040EA0142934208D9B7
:1058380012190AF1FF3A04D2934284BF0AF1FF3ADF
:10584800121905FA08F54AEA0B4EC3EB0208CDF81F
:1058580008E059E7C7F1200003FA07FAC24035FA11
:1058680000F342EA0A0B21FA00F801FA07F9404668
:105878004FEA1B4A43EA0901029151461FFA8BF28B
:105888000392FFF7BDFC514681464046FFF7E6FD0F
:10589800039BDDF808C003FB09F24FEA1C4014FA29
:1058A80007F340EA0144A24204D914EB0B0409F1BE
:1058B800FF3952D3A41A514620460193FFF7A0FCA2
:1058C800514680462046FFF7C9FD0398DDF808C019
:1058D80000FB08F21FFA8CF343EA0140019B824265
:1058E80004D910EB0B0008F1FF3830D348EA094817
:1058F8001FFA83FC1B0C801A1FFA88FE4FEA184A0D
:105908000CFB0EF90CFB0AFC03FB0EC103FB0AF2AD
:1059180001EB19418C4588BF02F5803202EB114E2C
:10592800704510D31FFA89F905FA07F709EB01400A
:1059380014BF0022012287422CBF002702F0010772
:10594800002F3FF4C4AE08F1FF380027BFE68242BB
:1059580084BF584408F1FF38C8E7A24284BF09F160
:10596800FF395C44A6E79A4284BF0BF1FF3B1B1941
:1059780048E700BF2DE9F04F0C4683B08046164635
:1059880089461F4615468A46002B4BD18A425CD968
:10599800B2FA82F35BB1C3F1200001FA03FA28FAE4
:1059A80000F216FA03F508FA03F842EA0A0A2E0C7E
:1059B80050463146AFB2FFF723FC31464FEA184450
:1059C80081465046FFF74AFD07FB09F344EA014ABE
:1059D800534509D91AEB050A09F1FF3904D2534591
:1059E80084BF09F1FF39AA44C3EB0A0A314650467D
:1059F8001FFA88F8FFF704FC314604465046FFF7C3
:105A08002DFD07FB04F748EA0148474506D9013C44
:105A180018EB050802D2474588BF013C44EA09440F
:105A280000265CE08B4258D8B3FA83F6002E5BD18F
:105A38008B422CBF0022012285428CBF154642F0C2
:105A48000105002D49D0012449E022B91146012061
:105A5800FFF7D6FB0546B5FA85F6002E40F0BA806A
:105A6800641B2F0C1FFA85FA012639462046FFF7DA
:105A7800C7FB39464FEA184B81462046FFF7EEFC34
:105A88000AFB09F34BEA014B5B4509D91BEB050BF4
:105A980009F1FF3904D25B4584BF09F1FF39AB44F2
:105AA800C3EB0B0B394658461FFA88F8FFF7A8FBDB
:105AB800394604465846FFF7D1FC0AFB04FA48EA7F
:105AC8000148C24506D9013C18EB050802D2C24577
:105AD80088BF013C44EA094401E0002634463146C7
:105AE800204603B0BDE8F08FC6F12000B34032FA7B
:105AF80000F721FA00FB1F4314FA06F228FA00F116
:105B080058464FEA174A114300915146BBB20193D8
:105B1800FFF776FB5146B54081465846FFF79EFC95
:105B2800019C009804FB09F34FEA104C4CEA014B26
:105B38005B4505D91BEB070B09F1FF39C0F08E80D7
:105B4800C3EB0B0B51465846FFF75AFB5146044628
:105B58005846FFF783FC0198009A00FB04F31FFAEC
:105B680082FC4CEA0142934206D9013CD21903D285
:105B7800934201D9D219013C44EA0944A8B2D21A85
:105B88002D0C1FFA84FC230C00FB0CF700FB03FE12
:105B980005FB0CE105FB03F501EB17418E4588BFBA
:105BA80005F5803505EB1145AA4210D3BFB208FAB6
:105BB80006F607EB014214BF4FF0000E4FF0010E3E
:105BC80096422CBF00260EF00106002E87D0013C1D
:105BD800002684E7B540C6F1200124FA01F928FA25
:105BE80001F22F0CB4403946484622430092FFF791
:105BF80007FB39461FFA85FA83464846FFF72EFC0D
:105C0800009B1A0C0AFB0BF342EA0144A34203D996
:105C180064190BF1FF3B27D3E41A39462046FFF7F6
:105C2800EFFA394681462046FFF718FC00980AFB30
:105C380009F31FFA80FC4CEA0144A34208D964190D
:105C480009F1FF3904D2A34284BF09F1FF3964196D
:105C580008FA06F8E41A49EA0B4606E75B4584BFEA
:105C680009F1FF39BB446BE7A34284BF0BF1FF3B4B
:105C78006419D1E742F2FB1321F0004CC3F6E97333
:105C88009C45F0B5044687B00D4606460F461EDD16
:105C98004FF6FF73C7F6EF739C4505DD02460B46CA
:105CA800FAF7A2FD07B0F0BD02AA00F035F800F03F
:105CB800030001281DD0022810D008BB0123DDE90C
:105CC80002010093DDE9042300F036FFEAE7002231
:105CD80000230024009400F02FFFE3E70123DDE90F
:105CE80002010093DDE9042300F026FF01F10041E1
:105CF800D8E7DDE90201DDE9042300F019FAD1E76C
:105D0800DDE90201DDE9042300F012FA01F10041A6
:105D1800C8E700BF0000000042F2FB132DE9F04F76
:105D2800C3F6E97321F000468DB09E4282468B4649
:105D38000D46144640F39E804DF67B13C4F20203D1
:105D48009E4226DC0029DDA3D3E9002340F36181CC
:105D5800FAF74AFD42F2FB13C3F6F9739E428046F6
:105D6800894600F09C80D2A3D3E900230127FAF7E3
:105D78003BFD02460B46C4E9000140464946FAF796
:105D880033FDCBA3D3E90023FAF72EFDC4E90201C2
:105D980077E042F2FB13C4F239139E4240F39C8031
:105DA8004FF6FF73C7F6EF739E426EDC4FEA265834
:105DB8000246A8F582680DF11809A8F1060803271C
:105DC800A6EB0853CDE90223194609F10806FBF7AB
:105DD800D1F8083EFAF756FE02460B46CDE9060111
:105DE800DDE90201FAF700FD40F200030022C4F2E7
:105DF8007013FAF7ADFECDE90401FBF7BBF8FAF72B
:105E080041FE02460B46CDE90801DDE90401FAF737
:105E1800EBFC40F200030022C4F27013FAF798FE7C
:105E280000220023CDE90A01FFF77EFB48B1D6E93D
:105E3800020100220023013F083EFFF775FB0028FE
:105E4800F5D19D4E3B4648464246214601960226DC
:105E5800009600F095FA002D074612DA04F10803BF
:105E680062687F4202F1004262605A6802F10042B1
:105E78005A6006E00027C2E900AB00230022C4E90B
:105E8800022338460DB0BDE8F08F02460B46FAF7FC
:105E9800ABFC0027C4E90001C4E90201F1E77CA3D7
:105EA800D3E900230127FAF79FFC7BA3D3E900235A
:105EB80080468946FAF798FC02460B46C4E9000179
:105EC80040464946FAF790FC73A3D3E90023FAF752
:105ED8008BFCC4E90201D4E700F0E6FE70A3D3E925
:105EE800002380468946FAF733FE40F20003002279
:105EF800C3F6E073FAF77AFCFBF73CF80746FAF7C3
:105F0800C1FD69A3D3E90023CDE90201FAF720FE18
:105F180002460B4640464946FAF768FC64A3D3E9B3
:105F2800002380468946DDE90201FAF711FE1F2F9A
:105F380082468B4621DC47F288337A1EC0F600037E
:105F480053F82230B34218D052465B464046494681
:105F5800FAF74AFC02460B46C4E900234046494684
:105F6800FAF742FC5B465246FAF73EFC002D04F174
:105F78000803C4E9020184DA72E752465B464046E8
:105F88004946FAF731FC36150B46C1F30A51711A26
:105F980002461029C4E90023E0DD3DA3D3E900232C
:105FA800DDE90201FAF7D4FD82468B4652465B468C
:105FB80040464946FAF718FCCDE904014046DDE9B8
:105FC80004234946FAF710FC52465B46FAF70CFCE4
:105FD80031A3D3E9002380468946DDE90201FAF7B7
:105FE800B7FD42464B46FAF7FFFB82468B465246C0
:105FF8005B46DDE90401FAF7F7FB0B46C1F30A51EA
:10600800761A0246312EC4E900235BDCDDE90489F7
:10601800A4E7FAF7EBFB42F2FB13C3F6F9739E42CF
:106028008046894616D022A3D3E900234FF0FF37D4
:10603800FAF7DCFB02460B46C4E900014046494634
:10604800FAF7D2FB1AA3D3E90023FAF7CFFBC4E986
:10605800020116E70EA3D3E900234FF0FF37FAF742
:10606800C5FB0DA3D3E9002380468946FAF7BEFB9A
:1060780002460B46C4E9000140464946FAF7B4FB1C
:1060880005A3D3E90023FAF7B1FBC4E90201F8E656
:106098000000601A61B4D03D7370032E8A19A33BC7
:1060A80083C8C96D305FE43F00004054FB21F9BF4D
:1060B8003163621A61B4D03D08740008000040548E
:1060C800FB21F93F16A3D3E90023DDE90201FAF722
:1060D8003FFD82468B4652465B46DDE90401FAF7EE
:1060E80083FB8046894642464B46DDE90401FAF7C0
:1060F8007BFB52465B46FAF777FB0BA3D3E90023F9
:1061080082468B46DDE90201FAF722FD52465B46DC
:10611800FAF76AFB82468B4616E700BFAFF30080AA
:106128000000002E8A19A33BC14920259A837B3998
:106138002DE9F04F21F00046B6F1795F85B0804631
:10614800894692469B466FDAFAF714FF002800F05A
:10615800F98042464B4640464946FAF7F9FC7CA38B
:10616800D3E9002304460D46FAF7F2FC7AA3D3E9F3
:106178000023FAF73BFB22462B46FAF7E9FC78A303
:10618800D3E90023FAF730FB22462B46FAF7E0FC66
:1061980075A3D3E90023FAF729FB22462B46FAF721
:1061A800D7FC73A3D3E90023FAF71EFB22462B463C
:1061B800FAF7CEFC70A3D3E90023FAF717FB2246BF
:1061C8002B46FAF7C5FCCDE9000140F20003002296
:1061D80020462946C3F6E073FAF7BAFCDDE9002346
:1061E80006460F4620462946FAF7B2FC52465B4659
:1061F80004460D4640464946FAF7AAFC02460B46B5
:1062080020462946FAF7F0FA02460B463046394648
:10621800FAF7EAFA0B4640F200010246C3F6F071BB
:106228000020FAF7E1FA84E002460B46FAF790FC00
:1062380047A3D3E9002304460D46FAF789FC46A391
:10624800D3E90023FAF7D2FA22462B46FAF780FC64
:1062580043A3D3E90023FAF7C7FA22462B46FAF7F5
:1062680077FC41A3D3E90023FAF7C0FA22462B466C
:10627800FAF76EFC3EA3D3E90023FAF7B5FA2246F3
:106288002B46FAF765FC3CA3D3E90023FAF7AEFAEC
:106298002B462246FAF75CFC43F23233C3F6D3733B
:1062A8009E42CDE9000190DD40F20003C3F6E97398
:1062B8009E4241DD40F200070026C3F6D27740F245
:1062C800000132463B460020C3F6F071FAF78CFA1B
:1062D80040F200030022C3F6E073CDE90201204634
:1062E8002946FAF735FC32463B46FAF77DFADDE9EE
:1062F800002306460F4620462946FAF729FC52464F
:106308005B4604460D4640464946FAF721FC0246DC
:106318000B4620462946FAF767FA02460B463046EE
:106328003946FAF761FA02460B46DDE90201FAF747
:106338005BFA05B0BDE8F08FA6F5001300221646FB
:106348001F46BCE740F200010020C3F6F071F0E7F9
:10635800D43888BEE9FAA8BDC4B1B4BD9EEE213ECA
:10636800AD529C804F7E923E9015CB19A001FA3E0B
:106378007751C1166CC1563F4C5555555555A53FDB
:106388002DE9F04FADF51F7D144647F210558046B4
:10639800D01EA89AC0F600050A9118210C9355F84A
:1063A80022500B9500F0B0FD0C9B18220B9D013B71
:1063B800079320EAE0700E90C34302FB0342079C58
:1063C8002F1909921BD4041BA99862AEE71900EB98
:1063D800840509E028680435FAF754FBBC4204F147
:1063E8000104E6E802010AD0002CF3DA00200021BB
:1063F8000435BC42E6E8020104F10104F4D10B992A
:1064080000292FDB0C9B0DF1480BDDF81C900C9A32
:106418004FEAC30A8A180392DDF81CC0BCF1000FCA
:10642800C0F2AF8162A8002400EBC905002600274E
:1064380008EB040175E802230834D1E90001FAF7F2
:1064480087FB02460B4630463946FAF7CFF95445E2
:1064580006460F46ECD1039C09F10109EBE80267F7
:10646800A145D9D10B999EAC8AA80DF1480C4B1EB9
:1064780089468A00CDF804C004EB830410180F92F3
:10648800119410904FEAC90112AA8D18B9F1000FA2
:106498000391D5E9006730DD0024CB46C24640F2BF
:1064A80000030022C3F6706330463946FAF750FB02
:1064B800FAF760FDFAF7E6FA40F200030022CCF2A0
:1064C800701380468946FAF743FB32463B46FAF793
:1064D8008DF9FAF74FFD0DF50A7C75E90223494657
:1064E8004CF804004046FAF781F90434064601984E
:1064F8000F468542D3D1D946D04630463946099A07
:1065080000F06AFC00224FF07F5304460D46FAF76C
:106518001FFB00F0CDFB40F200030022CCF2200369
:10652800FAF716FB02460B4620462946FAF75EF9AB
:106538000D460446FAF71EFD8246FAF7A3FA02460C
:106548000B4620462946FAF74FF9099A002A0646CB
:106558000F4640F3F58009F1FF339EACC2F11801F4
:10656800C2F1170C04EB830353F8502C52FA01F0D4
:10657800824410FA01F1521A43F8502C42FA0CF5F1
:10658800002D3BDDB9F1000F0AF1010A40F3AA82A0
:1065980000234FEA89001C4607E019B10124C1F124
:1065A8008071D1500433834210D08AAAD158002C6C
:1065B800F3D04FF6FF720DF50A7CC0F2FF020124FA
:1065C800521A4CF8032004338342EED1099800286C
:1065D80011DD012800F0BD8002280CD109F1FF323D
:1065E8009EAB03EB820252F8503C23F07F4323F426
:1065F800400342F8503C022D00F083803046394673
:1066080000220023FEF790FF002800F0BF800B9CBB
:1066180009F1FF3084420EDC0DF50A7C00220CEBF8
:106628008903DDF840C053F8041D0A436345FAD1D5
:10663800002A40F03A82119850F8503C002B40F064
:106648004F820F998AAA5318012253F8081C013265
:10665800043B0029F9D04A440D9291454BDA0E9B30
:1066680012A8039903F1010B0C9C401804900C9894
:10667800CB44A99A09EB0403DDF834C0994602EB30
:106688008B0B4FEAC00A62AC844404EBC304CDF818
:1066980020C00394DBF80000FAF7F4F9079B039A8B
:1066A800002BC2E9000129DB62AC002604EBC90516
:1066B8000027002408EB040175E802230834D1E917
:1066C8000001FAF745FA02460B4630463946FAF712
:1066D8008DF8544506460F46ECD1039909F1010996
:1066E800089A0BF1040B0498083191450391E0E9ED
:1066F80002670490CED1DDF83490C3E60026002767
:10670800EBE740F2000132463B460020C3F6F07149
:10671800FAF76AF806460F46002C3FF46FAF40F2CE
:106728000001099A0020C3F6F07100F055FB0246FB
:106738000B4630463946FAF757F806460F465DE7E6
:1067480015D10DF51E7C0CEB890353F8545CED153F
:1067580016E709F1FF329EA901EB820252F8503C7C
:1067680023F07F4323F4000342F8503C43E740F210
:1067780000030022C3F6E073FEF7F4FE20B90025FB
:106788003CE70026002766E60225FBE60395CDF8E0
:106798001CA0002840F0AA81099B304639465A427D
:1067A80000F01AFB40F200030022C4F27013044602
:1067B8000D46FEF7D7FE002800F09B8140F200034B
:1067C8000022C3F6706320462946FAF7C1F90DF591
:1067D8001E7C0CEB8906FAF7CDFBFAF753F909F1A1
:1067E800010940F200030DF51E7C0022CCF2701363
:1067F8000CEB890782468B46FAF7AAF90B46024644
:1068080029462046F9F7F2FF099A18320992FAF751
:10681800B1FB594646F8500C5046FAF7ABFB47F81F
:10682800500C40F200010020099AC3F6F07100F004
:10683800D3FAB9F1000F06460F4658DB12AC8AAD01
:10684800A4F1080805EB890504EBC90455F8040907
:10685800FAF718F932463B46FAF77AF940F200039C
:106868000022C3F6706364E8020130463946FAF73D
:106878006FF9444506460F46E8D10B9F4FF00008D4
:10688800CDF81090002FC0F20981B8F1000FC0F2C6
:1068980005810DF1480C944E0CEBC9054FF0000A28
:1068A8004FF0000B002401E0444512DCD5E9002339
:1068B8000134D6E900010835FAF74AF908360246E4
:1068C8000B4650465946F9F791FFA74282468B4638
:1068D800EADA3AAC09F1FF3904EBC803B9F1FF3F32
:1068E80008F10108C3E900ABCCD1DDF81090A898F5
:1068F80003281CD8DFE810F0B7007D007D002300D6
:1069080000200146039A002A00F00681E36801F19D
:1069180000416268266803F10043A56802F100425D
:106928000A9C61612660A5606260E3602061DDF811
:106938001CC00CF007000DF51F7DBDE8F08FB9F104
:10694800000F3AACDCDD4FEAC9073B191E461D466D
:10695800D3E90001CDE90401DDE9042355E9020189
:10696800F9F744FF82468B46524655E902015B46D9
:10697800F9F73AFFDDE90423F9F738FFCDE904AB6D
:10698800C5E9000165E902ABA542E5D1B9F1010FFE
:10699800B6DD3F1909F1FF35D7E900AB04EBC505B2
:1069A800D5E9002350465946F9F720FF8046894625
:1069B8004246D5E900014B46F9F716FF02460B4659
:1069C80050465946F9F712FFC246CB46C5E90201BF
:1069D80065E80289A542E3D1002004F108050146D3
:1069E80076E8022380468946F9F700FFAE42F7D1E0
:1069F80088E7B9F1000FC0F28B803AAC002004EBB5
:106A0800C905A4F10806014675E8022382468B46AB
:106A1800F9F7ECFEB542F7D1039A002A43D001F109
:106A2800004C024606460A9867460B46C0E90067CE
:106A3800D4E90001F9F7D8FEB9F1000F09DD04EB3C
:106A4800C909F4E9022306460F46F9F7CFFE4C457B
:106A5800F7D1039A0AB101F100410A9C02460B469C
:106A6800C4E9022363E7B9F1000F4EDB3AAD002019
:106A780005EBC9040146083D74E8022306460F46A3
:106A8800F9F7B4FEAC42F7D1039A0AB101F100411B
:106A98000A9C02460B46C4E9002348E74FF0000A67
:106AA8004FF0000B15E78C46BBE70395CDF81CA00B
:106AB80083000DF51E7C03EB0C02099C52F8502C48
:106AC800183C0994FAB98AAA8146D318099A53F846
:106AD800041D09F1FF39183A0029F8D00992A0E6F7
:106AE8000122B8E5002471E52075000809F1FF309E
:106AF800DEE720469EAB294603EB8904FAF73AFA0B
:106B080044F8500C8DE681468BE600200146BBE731
:106B180000203AAC01467FE7D4E90267024630CC50
:106B28000B460A98C0E90423C0E90267C0E900459A
:106B3800FDE600BF000000002DE9F04F9B4621F064
:106B4800004385B0B3F1795F04460D46924603DAF7
:106B5800FAF710FA00286FD022462B46204629461D
:106B6800F9F7F6FF22462B4606460F46F9F7F0FFDF
:106B780041A3D3E900238046894630463946F9F7D0
:106B8800E7FF3FA3D3E90023F9F72EFE32463B4641
:106B9800F9F7DEFF3CA3D3E90023F9F727FE3246D5
:106BA8003B46F9F7D5FF3AA3D3E90023F9F71CFED2
:106BB80032463B46F9F7CCFF37A3D3E90023F9F770
:106BC80015FE0E9BCDE90001002B3AD040F20003E0
:106BD8000022C3F6E07350465946F9F7B9FFDDE9DC
:106BE8000023CDE9020140464946F9F7B1FF0246C4
:106BF8000B46DDE90201F9F7F7FD32463B46F9F7A6
:106C0800A7FF52465B46F9F7EFFD25A3D3E900231A
:106C180006460F4640464946F9F79AFF02460B4694
:106C280030463946F9F7E2FD02460B46204629462A
:106C3800F9F7DAFD04460D462046294605B0BDE8B9
:106C4800F08F02460B4630463946F9F781FF14A308
:106C5800D3E90023F9F7C8FD42464B46F9F778FF18
:106C680002460B4620462946F9F7C0FD04460D4664
:106C7800E2E700BFAFF300807CD5CF5A3AD9E53DB3
:106C8800EB9C2B8AE6E55A3E7DFEB157E31DC73ED5
:106C9800D561C119A0012A3FA6F810111111813F31
:106CA800495555555555C53F21F00043194670477C
:106CB8002DE9F047C1F30A54A4F57E740246073C57
:106CC8000B46132C06460F460D468A46804621DCA5
:106CD800002C40DB4FF6FF7CC0F20F0C4CFA04F995
:106CE80009EA0105054311D039A3D3E90023F9F7CF
:106CF8007DFD00220023FEF73FFC00283CD0002F3A
:106D08005DDB2AEA090A002553462A461046194639
:106D1800BDE8F087332C07DDB4F5806FF6D1F9F7BD
:106D280065FD02460B46F1E74FF0FF35A4F1140C60
:106D380025FA0CF50542E9D025A3D3E90023F9F794
:106D480055FD00220023FEF717FCA8B1002F1BDB1E
:106D580026EA05050AE01EA3D3E90023F9F746FD54
:106D680000220023FEF708FC48B9354653462A4658
:106D780010461946BDE8F0873546BA46F6E7002FB3
:106D880010DB0025AA46F1E7142C06D00126C4F131
:106D98003404A64016EB0806DAD30AF1010A26EAFB
:106DA8000505E3E727F0004540F2000A3543CBF636
:106DB800F07A002D08BFBA4618BF0025D6E74FF471
:106DC800801353FA04F407EB040A9AE7AFF3008040
:106DD8009C7500883CE4377EC1F30A532DE9D04303
:106DE800144606460F46804689460A46002B2FD190
:106DF80021F00042024327D040F200030022C4F2EF
:106E08005033F9F7A5FE43F6B043CFF6FF739C4223
:106E180006460F46804689463ADBC1F30A530A46BE
:106E2800363B40F2FE711B198B421ADD32463B4657
:106E38002BA1D1E9000100F05BF829A3D3E90023D5
:106E4800F9F786FE06460F4630463946BDE8D08338
:106E580040F2FF7C634526D01B1940F2FE718B423D
:106E6800E4DC002BC2BF22F0FE4222F4700242EAA8
:106E78000357E9DC13F1350F1FDA4CF250339C420B
:106E8800D4DC32463B4618A1D1E9000100F030F8C5
:106E980015A3D3E90023F9F75BFE06460F463046F3
:106EA8003946BDE8D08302460B46F9F79FFC0646F3
:106EB8000F4630463946BDE8D083363322F0FE42CD
:106EC80022F47002304642EA035740F20003394682
:106ED8000022C3F69043F9F73BFE06460F46B3E798
:106EE8009C7500883CE4377E59F3F8C21F6EA501F3
:106EF80003F0004321F0004230B40D46044643EA53
:106F0800020130BC704700BF002900F03E8180EAD2
:106F1800010C48BF49424A1E00F01F81031C48BFAC
:106F280043428B4240F21E81114200F02381B3FAA2
:106F380083F2B1FA81F0A0EB0202C2F11F0204A0B1
:106F480000EB02124FF00000974600BFAFF300803D
:106F5800B3EBC17F00BF40EB000028BFA3EBC173B8
:106F6800B3EB817F00BF40EB000028BFA3EB817328
:106F7800B3EB417F00BF40EB000028BFA3EB417398
:106F8800B3EB017F00BF40EB000028BFA3EB017308
:106F9800B3EBC16F00BF40EB000028BFA3EBC16398
:106FA800B3EB816F00BF40EB000028BFA3EB816308
:106FB800B3EB416F00BF40EB000028BFA3EB416378
:106FC800B3EB016F00BF40EB000028BFA3EB0163E8
:106FD800B3EBC15F00BF40EB000028BFA3EBC15378
:106FE800B3EB815F00BF40EB000028BFA3EB8153E8
:106FF800B3EB415F00BF40EB000028BFA3EB415358
:10700800B3EB015F00BF40EB000028BFA3EB0153C7
:10701800B3EBC14F00BF40EB000028BFA3EBC14357
:10702800B3EB814F00BF40EB000028BFA3EB8143C7
:10703800B3EB414F00BF40EB000028BFA3EB414337
:10704800B3EB014F00BF40EB000028BFA3EB0143A7
:10705800B3EBC13F00BF40EB000028BFA3EBC13337
:10706800B3EB813F00BF40EB000028BFA3EB8133A7
:10707800B3EB413F00BF40EB000028BFA3EB413317
:10708800B3EB013F00BF40EB000028BFA3EB013387
:10709800B3EBC12F00BF40EB000028BFA3EBC12317
:1070A800B3EB812F00BF40EB000028BFA3EB812387
:1070B800B3EB412F00BF40EB000028BFA3EB4123F7
:1070C800B3EB012F00BF40EB000028BFA3EB012367
:1070D800B3EBC11F00BF40EB000028BFA3EBC113F7
:1070E800B3EB811F00BF40EB000028BFA3EB811367
:1070F800B3EB411F00BF40EB000028BFA3EB4113D7
:10710800B3EB011F00BF40EB000028BFA3EB011346
:10711800B3EBC10F00BF40EB000028BFA3EBC103D6
:10712800B3EB810F00BF40EB000028BFA3EB810346
:10713800B3EB410F00BF40EB000028BFA3EB4103B6
:10714800B3EB010F00BF40EB000028BFA3EB010326
:10715800BCF1000F48BF404270479CEA000F48BF8F
:107168004042704738BF002004BF4FEAEC7040F03F
:1071780001007047B1FA81F2C2F11F02BCF1000FA1
:1071880023FA02F048BF404270470028C8BF6FF09A
:107198000040B8BF4FF00040FEF76EB90029F4D0A8
:1071A8002DE90340FFF7B3FEBDE8064002FB00F3FC
:1071B800A1EB0301704700BF002103E00A4B5B58B5
:1071C8004350043109480A4B42189A42F6D3094AF7
:1071D80002E0002342F8043B074B9A42F9D3F9F73F
:1071E80017F8F9F7D5F970471C7600080000002059
:1071F800040500200405002044050020FEE70000E7
:107208002020202020202020202020202020202076
:107218003030303030303030303030303030303066
:10722800E8750008E47500089C7500089C7500085E
:107238009C7500089C7500089C7500089C750008E2
:107248009C7500089C7500089C750008FFFFFFFFEF
:10725800FFFFFFFF00000000000000000000F03FFB
:107268000000000000002440000000000000594019
:107278000000000000408F40000000000088C3406C
:1072880000000000006AF8400000000080842E41E1
:1072980000000000D01263410000000084D797412D
:1072A8000000000065CDCD41000000205FA0024233
:1072B800000000E876483742000000A2941A6D42A8
:1072C800000040E59C30A2420000901EC4BCD6429B
:1072D80000003426F56B0C430080E03779C3414346
:1072E80000A0D8855734764300C84E676DC1AB43BC
:1072F800003D9160E458E143408CB5781DAF1544DA
:1073080050EFE2D6E41A4B4492D54D06CFF08044B4
:10731800F64AE1C7022DB544B49DD9794378EA44C9
:1073280005000000190000007D00000000000000BA
:107338000080E03779C34143176E05B5B5B8934669
:10734800F5F93FE9034F384D321D30F94877825A35
:107358003CBF737FDD4F1575BC89D897B2D29C3C72
:1073680033A7A8D523F649393DA7F444FD0FA53224
:107378009D978CCF08BA5B25436FAC642806C80A72
:10738800FB21F93FFB2109407CD91240FB21194020
:107398007A6A1F407CD92240BBFD2540FB21294049
:1073A8003A462C407A6A2F405C4731407CD93240BB
:1073B8009C6B3440BBFD3540DB8F3740FB213940A7
:1073C8001BB43A403A463C405AD83D407A6A3F405E
:1073D8004C7E40405C4741406C1042407CD9424062
:1073E8008CA243409C6B4440AC344540BBFD4540B7
:1073F800CBC64640DB8F4740EB584840FB2149400D
:1074080083F9A200444E6E00FC291500D1572700CD
:10741800DD34F50062DBC0003C99950041904300E3
:107428006351FE00BBDEAB00B761C5003A6E2400B5
:10743800D24D42004906E00009EA2E001C92D10014
:10744800EB1DFE0029B11C00E83EA700F5358200BF
:1074580044BB2E009CE98400B4267000417E5F0086
:10746800D6913900538339009CF439008B5F84002E
:1074780028F9BD00F81F3B00DEFF97000F980500B4
:10748800112FEF000A5A8B006D1F6D00CF7E36005A
:1074980009CB2700464FB7009E663F002DEA5F00E4
:1074A800BA277500E5EBC7003D7BF100F739070007
:1074B80092528A00FB6BEA001FB15F00085D8D00E5
:1074C800300356007BFC4600F0AB6B0020BCCF00BD
:1074D80036F49A00E3A91D005E619100081BE600DE
:1074E80085996500A0145F008D40680080D8FF0072
:1074F80027734D0006063100CA561500C9A8730047
:107508007BE260006B8CC0000200000003000000FA
:10751800040000000600000000000040FB21F93FC5
:10752800000000002D44743E000000809846F83C9E
:107538000000006051CC783B00000080831BF039CC
:107548000000004020257A38000000802282E336BF
:10755800000000001DF369350A5465737420666CD9
:107568006F61742073696E75730D0A00252E3230B1
:107578006C6609252E32306C660D0A00646F6E65E4
:107588000A0D00003031323334353637383941424C
:107598004344454600000000494E4600696E6600B7
:1075A8004E414E006E616E0030313233343536371D
:1075B800383961626364656600000000286E756C86
:1075C8006C29000030000000496E66696E697479A4
:1075D800000000004E614E00430000002E00000035
:1075E80049534F2D383835392D310000F8B500BFD3
:1075F800F8BC08BC9E467047F8B500BFF8BC08BC8C
:047608009E467047E3
:08760C000CE0FF7F010000000B
:04761400FD0100086C
:04761800E90100087C
:10761C00040000200000000000000000000000003A
:10762C00000000000000000000000000000000004E
:10763C0000000000E07500080000000000000000E1
:10764C00000000000000000000000000000000002E
:10765C00000000000000000000000000000000001E
:10766C00000000000000000000000000000000000E
:10767C0000000000000000000000000000000000FE
:10768C0000000000000000000000000000000000EE
:10769C0000000000000000000000000000000000DE
:1076AC0000000000000000000000000000000000CE
:1076BC0000000000000000000000000000000000BE
:1076CC0000000000000000000000000000000000AE
:1076DC00000000000000000000000000000000009E
:1076EC00000000000000000000000000000000008E
:1076FC00000000000000000000000000000000007E
:10770C00000000000000000000000000F400002059
:10771C00F4000020FC000020FC00002004010020EC
:10772C00040100200C0100200C0100201401002099
:10773C00140100201C0100201C0100202401002049
:10774C00240100202C0100202C01002034010020F9
:10775C00340100203C0100203C01002044010020A9
:10776C00440100204C0100204C0100205401002059
:10777C00540100205C0100205C0100206401002009
:10778C00640100206C0100206C01002074010020B9
:10779C00740100207C0100207C0100208401002069
:1077AC00840100208C0100208C0100209401002019
:1077BC00940100209C0100209C010020A4010020C9
:1077CC00A4010020AC010020AC010020B401002079
:1077DC00B4010020BC010020BC010020C401002029
:1077EC00C4010020CC010020CC010020D4010020D9
:1077FC00D4010020DC010020DC010020E401002089
:10780C00E4010020EC010020EC010020F401002038
:10781C00F4010020FC010020FC01002004020020E7
:10782C00040200200C0200200C0200201402002094
:10783C00140200201C0200201C0200202402002044
:10784C00240200202C0200202C02002034020020F4
:10785C00340200203C0200203C02002044020020A4
:10786C00440200204C0200204C0200205402002054
:10787C00540200205C0200205C0200206402002004
:10788C00640200206C0200206C02002074020020B4
:10789C00740200207C0200207C0200208402002064
:1078AC00840200208C0200208C0200209402002014
:1078BC00940200209C0200209C020020A4020020C4
:1078CC00A4020020AC020020AC020020B402002074
:1078DC00B4020020BC020020BC020020C402002024
:1078EC00C4020020CC020020CC020020D4020020D4
:1078FC00D4020020DC020020DC020020E402002084
:10790C00E4020020EC020020EC020020F402002033
:10791C00F4020020FC020020FC02002004030020E2
:10792C00040300200C0300200C030020140300208F
:10793C00140300201C0300201C030020240300203F
:10794C00240300202C0300202C03002034030020EF
:10795C00340300203C0300203C030020440300209F
:10796C00440300204C0300204C030020540300204F
:10797C00540300205C0300205C03002064030020FF
:10798C00640300206C0300206C03002074030020AF
:10799C00740300207C0300207C030020840300205F
:1079AC00840300208C0300208C030020940300200F
:1079BC00940300209C0300209C030020A4030020BF
:1079CC00A4030020AC030020AC030020B40300206F
:1079DC00B4030020BC030020BC030020C40300201F
:1079EC00C4030020CC030020CC030020D4030020CF
:1079FC00D4030020DC030020DC030020E40300207F
:107A0C00E4030020EC030020EC030020F40300202E
:107A1C00F4030020FC030020FC03002004040020DD
:107A2C00040400200C0400200C040020140400208A
:107A3C00140400201C0400201C040020240400203A
:107A4C00240400202C0400202C04002034040020EA
:107A5C00340400203C0400203C040020440400209A
:107A6C00440400204C0400204C040020540400204A
:107A7C00540400205C0400205C04002064040020FA
:107A8C00640400206C0400206C04002074040020AA
:107A9C00740400207C0400207C040020840400205A
:107AAC00840400208C0400208C040020940400200A
:107ABC00940400209C0400209C040020A4040020BA
:107ACC00A4040020AC040020AC040020B40400206A
:107ADC00B4040020BC040020BC040020C40400201A
:107AEC00C4040020CC040020CC040020D4040020CA
:107AFC00D4040020DC040020DC040020E40400207A
:107B0C00E4040020EC040020EC040020FFFFFFFF45
:047B1C000000020063
:04000005080071C1BD
:00000001FF

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/test2.cmd
0,0 → 1,2
rem STMFlashLoader.exe -c --pn 20 --br 115200 --to 1000 -Auto -i STM32_Connectivity-line_256K -e --all -d --fn LED_Blink.hex --v
STMFlashLoader.exe -c --pn 20 --br 115200 --to 1000 -Auto -i STM32_Connectivity-line_256K -e --all -o -d --fn test2.hex

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/BIN/Release/test2.hex
0,0 → 1,202
:020000040800F2
:1000000000500020CD0B00083D0100084101000810
:1000100045010008490100084D01000800000000EA
:100020000000000000000000000000005101000876
:100030005501000800000000590100085D0100089A
:10004000110C0008110C0008110C0008110C00081C
:10005000110C0008110C0008110C0008110C00080C
:10006000110C0008110C0008110C0008110C0008FC
:10007000110C0008110C0008110C0008110C0008EC
:10008000110C0008110C0008110C0008110C0008DC
:10009000110C0008110C0008110C0008110C0008CC
:1000A000110C0008110C0008110C0008110C0008BC
:1000B000110C0008110C0008110C0008110C0008AC
:1000C000110C0008110C0008110C0008110C00089C
:1000D000110C0008110C0008110C0008110C00088C
:1000E000110C0008110C0008110C000800000000A1
:1000F0000000000000000000000000000000000000
:0C01000000000000000000005FF808F1A3
:10010C0040F21403C2F200031A780AB901201870E5
:10011C00704700BF40F21400C2F2000008B503683B
:10012C002BB140F20003C0F2000303B1984708BDA5
:10013C00704700BFFEE700BFFEE700BFFEE700BF51
:10014C00FEE700BF704700BF704700BF704700BF9D
:10015C00704700BFCB7810B413F0100F18BF8A781B
:10016C0003F00F0C18BF4CEA020C0A8812F0FF0FB8
:10017C0029D002F001040168002C40F0258102F026
:10018C000204002C40F0FD8002F00404002C40F02E
:10019C00098102F00804002C40F0AE8002F010043B
:1001AC00002C40F0BA8002F02004002C40F0C680F5
:1001BC0002F04004002C40F0D28002F08004002CAD
:1001CC0040F014810160FF2A20D902F48074416848
:1001DC00002C27D102F40074002C32D102F480647C
:1001EC00002C3DD102F40064002C48D102F4805460
:1001FC00002C53D102F40054002C5ED102F4804444
:10020C00002C69D102F4004212B9416010BC704755
:10021C00282B6CF31F7108BF4261F6D0482B08BF26
:10022C000261F2E721F00F01282B4CEA010108BF13
:10023C004461CFD0482B08BF046102F40074002C39
:10024C00CCD021F0F001282B41EA0C1108BF4461FD
:10025C00C4D0482B08BF046102F48064002CC1D0C8
:10026C0021F47061282B41EA0C2108BF4461B9D0FC
:10027C00482B08BF046102F40064002CB6D021F4B2
:10028C007041282B41EA0C3108BF4461AED0482B99
:10029C0008BF046102F48054002CABD021F470210F
:1002AC00282B41EA0C4108BF4461A3D0482B08BF5E
:1002BC00046102F40054002CA0D021F47001282B0E
:1002CC0041EA0C5108BF446198D0482B08BF046127
:1002DC0002F48044002C95D021F07061282B41EA67
:1002EC000C6108BF44618DD0482B02F4004208BF5A
:1002FC000461002A89D08BE721F47041282B41EA54
:10030C000C3108BF44613FF449AF482B08BF04616E
:10031C0002F01004002C3FF446AF21F47021282B7E
:10032C0041EA0C4108BF44613FF43DAF482B08BF84
:10033C00046102F02004002C3FF43AAF21F4700168
:10034C00282B41EA0C5108BF44613FF431AF482BD4
:10035C0008BF046102F04004002C3FF42EAF21F0E2
:10036C007061282B41EA0C6108BF44613FF425AF52
:10037C00482B08BF046102F08004002C3FF422AF2C
:10038C0034E021F0F001282B41EA0C1108BF446144
:10039C003FF4FAAE482B08BF046102F00404002CB1
:1003AC003FF4F7AE21F47061282B41EA0C2108BF11
:1003BC0044613FF4EEAE482B08BF046102F0080420
:1003CC00002C3FF4EBAE97E721F00F01282B4CEA01
:1003DC00010108BF44613FF4D2AE482B08BF046151
:1003EC0002F00204002C3FF4CFAECAE7282B6CF3CA
:1003FC001F7108BF44613FF4E5AE482B08BF046190
:10040C00E0E600BF042202214FF0FF33C27081707E
:10041C0003807047836819420CBF0020012070478D
:10042C00806880B2704700BFC36819420CBF0020BF
:10043C0001207047C06880B2704700BF01617047EF
:10044C00416170470AB9416170470161704700BF53
:10045C00C160704741F4803383618161836183693A
:10046C008369704740F20002C4F2010210B44FF6E7
:10047C0080731468C0F2000304EA030C41EA001113
:10048C0041EA0C03136010BC704700BF40F21C0320
:10049C00C4F220231860704740F200030028C4F215
:1004AC000103B4BFDA695A6800F44013B3F5401F76
:1004BC0010B41FFA80FC25D010F4801F19D0C0F3A3
:1004CC000343032414FA03F322EA030242F070629A
:1004DC0029B1430D19010CFA01FC42EA0C02002867
:1004EC0040F20000C4F20100B4BFC261426010BC13
:1004FC007047430D1B010CFA03F322EA030242F08E
:10050C007062E5E740F20003C4F201035C6822F07C
:10051C00706224F070645C60DAE700BF01F00303E2
:10052C0010B40F229C00A24010FA04F3890840F288
:10053C000004C4F20104023154F8210020EA020242
:10054C0044F8212054F82120134344F8213010BCE6
:10055C00704700BF40F2DC03C4F2202318607047E0
:10056C000120014610B500F00BFA01200021BDE876
:10057C00104000F005BA00BF40F60003C4F20103BE
:10058C00984210B530D040F60041C4F201018842C7
:10059C0034D041F20002C4F20102904238D041F250
:1005AC00004CC4F2010C60453CD041F60003C4F28F
:1005BC000103984240D041F60041C4F20101884247
:1005CC0044D042F20002C4F20102904200D010BDAD
:1005DC0001214FF4807000F0D3F94FF480700021AA
:1005EC00BDE8104000F0CCB90420012100F0C8F99E
:1005FC0004200021BDE8104000F0C2B90820012100
:10060C0000F0BEF908200021BDE8104000F0B8B998
:10061C001020012100F0B4F910200021BDE8104099
:10062C0000F0AEB92020012100F0AAF92020002111
:10063C00BDE8104000F0A4B94020012100F0A0F961
:10064C0040200021BDE8104000F09AB98020012123
:10065C0000F096F980200021BDE8104000F090B920
:10066C0041F20003C4F20203186840F2000C40F09F
:10067C0001021A605968CFF6FF0C01EA0C005860B1
:10068C001A6822F0847C2CF480311960186820F4EC
:10069C0080221A6059684FF41F0221F4FE00586042
:1006AC009A60704741F20003C4F202031968B0F576
:1006BC00803F21F480321A60196821F480221A607C
:1006CC0007D0B0F5802F03D1186840F4A021196031
:1006DC0070471A6842F480301860704782B041F25B
:1006EC00000100230193C4F202010A680198431C23
:1006FC0001930198B0F5A06F02D012F4003FF4D032
:10070C0041F20002C4F202021168C1F3404002B08F
:10071C00704700BF41F20003C4F202031A6822F0D2
:10072C00F80141EAC0021A60704700BF40F20003B2
:10073C00C4F242231860704741F20003C4F2020372
:10074C005A6822F47C1C40EA0C020A435A60704737
:10075C0040F26003C4F242231860704741F2000378
:10076C00C4F202035A6822F0030140EA01025A6003
:10077C00704700BF41F20003C4F20203586800F056
:10078C000C00704741F20003C4F202035A6822F0D5
:10079C00F00140EA01025A60704700BF41F20003C9
:1007AC00C4F202035A6822F4E06140EA01025A6082
:1007BC00704700BF41F20003C4F202035A6822F4EE
:1007CC00605141EAC0025A60704700BF49B941F21A
:1007DC000901C4F2020191F800C02CEA0000087073
:1007EC00704741F20903C4F202031A7810431870DF
:1007FC00704700BF40F2D803C4F242231860704720
:10080C0041F20003C4F202035A6822F4404140EA68
:10081C0001025A60704700BF41F220030022C4F26B
:10082C00020301281A701A7004D0042801D1052083
:10083C00187070471870704740F28043C4F242231E
:10084C001860704741F20003C4F20203196A40EACF
:10085C0001021A62704700BF40F23C43C4F24223CB
:10086C001860704741F20003C4F202035A6810B4D6
:10087C0002F00C02042A01D0082A2ED041F20021E9
:10088C00C0F27A01016041F20002C4F20202546823
:10089C0040F20003C2F20003C4F3031C13F80CC0B3
:1008AC0021FA0CF141605468C4F3022C13F80C408B
:1008BC0031FA04F484605468C4F3C22C13F80CC0ED
:1008CC0021FA0CF1C1605268C2F38132D3181A7C40
:1008DC00B1FBF2F1016110BC70475A685C68C2F35D
:1008EC008341023114F4803F0BD05B6813F4003F5A
:1008FC0007D141F20024C0F27A0404FB01F101603B
:10090C00C1E740F6001CC0F23D0C0CFB01F101608C
:10091C00B9E700BF41B941F20001C4F202014B69D1
:10092C0023EA00004861704741F20003C4F202035D
:10093C005A6910435861704741B941F20001C4F241
:10094C0002018B6923EA00008861704741F20003C1
:10095C00C4F202039A6910439861704741B941F29D
:10096C000001C4F20201CB6923EA0000C8617047A0
:10097C0041F20003C4F20203DA691043D8617047F4
:10098C0041B941F20001C4F20201CB6823EA000034
:10099C00C860704741F20003C4F20203DA681043E6
:1009AC00D860704741B941F20001C4F202010B69F1
:1009BC0023EA00000861704741F20003C4F202030D
:1009CC001A6910431861704740F24043C4F2422345
:1009DC001860704740F24C03C4F242231860704711
:1009EC0041F20703C4F20203187070474309012B4C
:1009FC000ED0022B41F20003C4F202030CBF1B6A9F
:100A0C005B6A00F01F0133FA01F000F0010070473F
:100A1C0041F20003C4F202031B6800F01F0133FA19
:100A2C0001F000F00100704741F20003C4F2020330
:100A3C00586A40F080725A62704700BF41F2000160
:100A4C00C4F202018B6818420CBF002001207047D1
:100A5C0041F20A03C4F202031870704782B001908D
:100A6C00019B2BB1019A511E019101980028F9D1DB
:100A7C0002B0704710B5FFF7F3FD4FF48030FFF76D
:100A8C0011FEFFF72BFE40F21803C2F200030128FF
:100A9C000446187000D010BD0020FFF773FE002034
:100AAC00FFF788FE4FF48060FFF778FE4FF480303C
:100ABC000021FFF741FE2046FFF74AFE3920FFF7E1
:100ACC0095FF0028FAD00220FFF748FEFFF752FEF0
:100ADC000828FBD110BD00BF08B541F20000C4F2DC
:100AEC0001002021FFF7AAFC41F20000C4F2010032
:100AFC001021FFF7A5FC40F60040C4F20100802154
:100B0C00FFF79CFC40F60040C4F201004FF48071EA
:100B1C00FFF796FC4FF6FE73C0F21F03023BFDD1AC
:100B2C0041F20000C4F201001021FFF787FC41F2F2
:100B3C000000C4F201002021FFF782FC40F60040C7
:100B4C00C4F201004FF48071FFF778FC40F60040CE
:100B5C00C4F201008021FFF773FC4FF6FE73C0F264
:100B6C001F03023BB9D0FCE770B5FFF783FF1020E1
:100B7C000121FFF7E1FE40F21C0408200121FFF7E0
:100B8C00DBFEC2F2000441F20000012610252146D2
:100B9C004FF03002C4F201002280A670E570FFF71E
:100BAC00D9FA40F600404FF4C073C4F2010021465C
:100BBC00A670E5702380BDE87040FFF7CBBA00BF8C
:100BCC00002103E00A4B5B584350043109480A4B9F
:100BDC0042189A42F6D3094A02E0002342F8043B39
:100BEC00074B9A42F9D3FFF7BFFFFFF775FF70472A
:100BFC00340C000800000020140000201400002019
:100C0C0020000020FEE70000F8B500BFF8BC08BCCF
:100C1C009E467047F8B500BFF8BC08BC9E467047AE
:040C2C00210100089A
:040C30000D010008AA
:100C3400000000000102030401020304060708097E
:040C44000204060898
:0400000508000BCD17
:00000001FF

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMicroelectronics Flash Loader project.sdf
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMicroelectronics Flash Loader project.sln
0,0 → 1,34

Microsoft Visual Studio Solution File, Format Version 11.00
# Visual Studio 2010
Project("{8BC9CEB8-8B4A-11D0-8D11-00A0C91BC942}") = "STBLLIB", "STBLLIB\STBLLIB.vcxproj", "{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}"
EndProject
Project("{8BC9CEB8-8B4A-11D0-8D11-00A0C91BC942}") = "STMFlashLoader", "STMFlashLoader\STMFlashLoader.vcxproj", "{BCF55269-28FE-92E1-E0C1-2F8EECE65A86}"
ProjectSection(ProjectDependencies) = postProject
{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A} = {8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}
EndProjectSection
EndProject
Global
GlobalSection(SolutionConfigurationPlatforms) = preSolution
Debug|Win32 = Debug|Win32
Release|Win32 = Release|Win32
Template|Win32 = Template|Win32
EndGlobalSection
GlobalSection(ProjectConfigurationPlatforms) = postSolution
{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}.Debug|Win32.ActiveCfg = Debug|Win32
{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}.Debug|Win32.Build.0 = Debug|Win32
{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}.Release|Win32.ActiveCfg = Release|Win32
{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}.Release|Win32.Build.0 = Release|Win32
{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}.Template|Win32.ActiveCfg = Release|Win32
{8077C129-E6D4-0FC8-B319-EF5D1ECBE58A}.Template|Win32.Build.0 = Release|Win32
{BCF55269-28FE-92E1-E0C1-2F8EECE65A86}.Debug|Win32.ActiveCfg = Debug|Win32
{BCF55269-28FE-92E1-E0C1-2F8EECE65A86}.Debug|Win32.Build.0 = Debug|Win32
{BCF55269-28FE-92E1-E0C1-2F8EECE65A86}.Release|Win32.ActiveCfg = Release|Win32
{BCF55269-28FE-92E1-E0C1-2F8EECE65A86}.Release|Win32.Build.0 = Release|Win32
{BCF55269-28FE-92E1-E0C1-2F8EECE65A86}.Template|Win32.ActiveCfg = Template|Win32
{BCF55269-28FE-92E1-E0C1-2F8EECE65A86}.Template|Win32.Build.0 = Template|Win32
EndGlobalSection
GlobalSection(SolutionProperties) = preSolution
HideSolutionNode = FALSE
EndGlobalSection
EndGlobal

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMicroelectronics Flash Loader project.suo
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Crs232/rs232.cpp
0,0 → 1,494
/******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
* File Name : rs232.cpp
* Author : MCD Application Team
* Version : v2.2.0
* Date : 05/03/2010
* Description : Implements the RS232 class for COM communication
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#include <windows.h>
#include <stdio.h>
#include <string.h>
#include "rs232.h"
/// set serial communication over COM1 with 115200 Bauds, 8 bitand no parity.
CRS232::CRS232()
{
hcom = NULL;
bufferSize = 2048;
numPort = 1;
speedInBaud = 115200;
nbBit = 8;
parity = 2;
nbStopBit = 1;
isConnected = FALSE;
bEcho =0;
FlowControl = FALSE;
}
CRS232::~CRS232()
{
if(hcom != NULL)
closeCom();
}
void CRS232::SetComSettings(int _numPort, long _speedInBaud, int _nbBit, int _parity, float _nbStopBit)
{
numPort = _numPort;
speedInBaud = _speedInBaud;
nbBit = _nbBit;
parity = _parity;
nbStopBit = _nbStopBit;
}
bool CRS232::open()
{
char buf[] = "\\\\.\\COM1";
if(numPort<1 || numPort>999)
return false;
if(speedInBaud<1)
return false;
if(nbBit<5 || nbBit > 9)
return false;
if(parity<0 || parity > 2)
return false;
if(nbStopBit<1 || nbStopBit > 2)
return false;
itoa(numPort, &buf[7], 10);
hcom=CreateFile(buf, GENERIC_READ | GENERIC_WRITE , 0, NULL, OPEN_EXISTING , 0, NULL);
if (hcom==0 || hcom==INVALID_HANDLE_VALUE)
return false;
isConnected = TRUE;
setTimeOut(5000);
if ( !SetupComm(hcom, bufferSize, bufferSize) )
return false;
if ( !GetCommState(hcom, &dcb))
return false;
dcb.BaudRate = speedInBaud;
dcb.ByteSize = nbBit;
if(nbStopBit == 1)
dcb.StopBits = ONESTOPBIT;
if(nbStopBit == 1.5)
dcb.StopBits = ONE5STOPBITS;
if(nbStopBit == 2)
dcb.StopBits = TWOSTOPBITS;
if(parity == 0)
dcb.Parity = NOPARITY;
if(parity == 1)
dcb.Parity = ODDPARITY;
if(parity == 2)
dcb.Parity = EVENPARITY;
if ( FlowControl == true)
{
dcb.fDtrControl = DTR_CONTROL_ENABLE;
dcb.fRtsControl = RTS_CONTROL_ENABLE;
}
else
{
dcb.fDtrControl = DTR_CONTROL_DISABLE;
dcb.fRtsControl = RTS_CONTROL_DISABLE;
}
if (!SetCommState(hcom, &dcb))
return false;
else
return true;
}
void CRS232::closeCom()
{
CloseHandle(hcom);
hcom = NULL;
isConnected = FALSE;
}
bool CRS232::setTimeOut(DWORD ms)
{
if( ms<0)
return false;
ct.ReadIntervalTimeout = ms;
ct.ReadTotalTimeoutMultiplier = ms;
ct.ReadTotalTimeoutConstant = ms;
ct.WriteTotalTimeoutMultiplier = ms;
ct.WriteTotalTimeoutConstant = ms;
if ( !SetCommTimeouts(hcom, &ct) )
return false;
return false;
//MSDN: The SetCommTimeouts function sets the time-out parameters for all read and write operations on a specified communications device.
}
bool CRS232::setSpeed(DWORD baudrate)
{
if( baudrate<1)
return false;
if (!GetCommState(hcom, &dcb))
return FALSE;
dcb.BaudRate = baudrate;
if (!SetCommState(hcom, &dcb))
return FALSE;
else
return TRUE;
//MSDN: The SetCommState function configures a communications device according to the specifications in a device-control block (a DCB structure). The function reinitializes all hardware and control settings, but it does not empty output or input queues.
}
int CRS232::sendData(string* data)
{
if( data == NULL )
return false;
return sendData((DWORD)data->size(), (LPBYTE)data->data());
}
int CRS232::sendData(DWORD lg, LPBYTE data)
{
DWORD result=0;
DWORD result1=0;
DWORD counter =0;
if( lg<0 || data==NULL)
return false;
if ( bEcho == 2)
{
for ( counter =0 ; counter < lg ; counter ++)
{
if ( !WriteFile(hcom, data+counter, 1, &result1, 0) )
return -1;
if( lg<0 || data==NULL)
return false;
if (!ReadFile(hcom, data+counter, 1, &result, 0))
return -1;
}
return (counter);
}
else
{
if ( !WriteFile(hcom, data, lg, &result, 0) )
return -1;
else
return (int)result;
}
//MSDN: The WriteFile function writes data to a file and is designed for both synchronous
// and asynchronous operation. The function starts writing data to the file at the
// position indicated by the file pointer. After the write operation has been completed
// , the file pointer is adjusted by the number of bytes actually written, except when
// the file is opened with FILE_FLAG_OVERLAPPED. If the file handle was created for
// overlapped input and output (I/O), the application must adjust the position of the
// file pointer after the write operation is finished.
// This function is designed for both synchronous and asynchronous operation.
// The WriteFileEx function is designed solely for asynchronous operation.
// It lets an application perform other processing during a file write operation.
}
int CRS232::receiveData(string* data)
{ char buffer[1025];
int nbChar=0;
if( data==NULL)
return false;
nbChar = receiveData(1024, (LPBYTE)buffer);
buffer[nbChar] = 0;
data->assign(buffer);
return nbChar;
}
int CRS232::receiveData(DWORD lg, LPBYTE data)
{
DWORD result=0;
DWORD result1=0;
DWORD counter =0;
if( lg<0 || data==NULL)
return false;
if ( bEcho == 0)
{
if (!ReadFile(hcom, data, lg, &result, 0))
return -1;
else
return (int)result;
}
else if ( bEcho == 1)
{
for ( counter =0 ; counter < lg ; counter ++)
{
if (!ReadFile(hcom, data+counter, 1, &result, 0))
return -1;
if( lg<0 || data==NULL)
return false;
if ( !WriteFile(hcom, data+counter, 1, &result1, 0) )
return -1;
}
return (counter);
}
else if ( bEcho == 2)
{
if (!ReadFile(hcom, data, lg, &result, 0))
return -1;
else
return (int)result;
}
else
{
/* TODO */
return -1;
}
//MSDN: The ReadFile function reads data from a file, starting at the position indicated
// by the file pointer. After the read operation has been completed, the file pointer
// is adjusted by the number of bytes actually read, unless the file handle is
// created with the overlapped attribute. If the file handle is created for
// overlapped input and output (I/O), the application must adjust the position of
// the file pointer after the read operation.
// This function is designed for both synchronous and asynchronous operation.
// The ReadFileEx function is designed solely for asynchronous operation. It lets
// an application perform other processing during a file read operation.
}
/**************************** SetRts(val) **************************************************/
bool CRS232::setRts(bool val)
{
if(val)
{
if(EscapeCommFunction(hcom, SETRTS) == TRUE )
return true;
}
else
{
if(EscapeCommFunction(hcom, CLRRTS) == TRUE )
return true;
}
return false;
}
/**************************** SetTxd(val) ***************************************************/
bool CRS232::setTxd(bool val)
{
if(val)
{
if( EscapeCommFunction(hcom, SETBREAK) == TRUE )
return true;
}
else
{
if( EscapeCommFunction(hcom, CLRBREAK) == TRUE )
return true;
}
return false;
}
/**************************** SetDtr(val) ************************************************** */
bool CRS232::setDtr(bool val)
{
if(val)
{
if( EscapeCommFunction(hcom, SETDTR) == TRUE )
return true;
}
else
{
if( EscapeCommFunction(hcom, CLRDTR) == TRUE )
return false;
}
return false;
}
/********************** GetCts() ***********************/
bool CRS232::getCts()
{
DWORD result;
GetCommModemStatus(hcom, &result);
if(result & MS_CTS_ON)
return true;
else
return false;
}
/********************** GetDtr() ***********************/
bool CRS232::getDtr()
{
DWORD result;
GetCommModemStatus(hcom, &result);
if(result & MS_DSR_ON)
return true;
else
return false;
}
/********************** GetRi() ***********************/
bool CRS232::getRi()
{
DWORD result;
GetCommModemStatus(hcom, &result);
if(result & MS_RING_ON)
return true;
else
return false;
}
/********************** GetCd() ***********************/
bool CRS232::getCd()
{ int err=0;
DWORD result;
err = GetCommModemStatus(hcom, &result);
if(result & MS_RLSD_ON)
return true;
else
return false;
}
string CRS232::getErrorMsg()
{
LPVOID lpMsgBuf;
string sErreur = "";
if ( FormatMessage( FORMAT_MESSAGE_ALLOCATE_BUFFER | FORMAT_MESSAGE_FROM_SYSTEM | FORMAT_MESSAGE_IGNORE_INSERTS,
NULL, GetLastError(),
MAKELANGID(LANG_NEUTRAL, SUBLANG_DEFAULT), // Default language
(LPTSTR) &lpMsgBuf, 0, NULL ))
{
sErreur.assign((LPCTSTR)lpMsgBuf);
}
return sErreur;
}
void CRS232::SetParity(int _parity)
{
if(_parity == 0)
dcb.Parity = NOPARITY;
if(_parity == 1)
dcb.Parity = ODDPARITY;
if(_parity == 2)
dcb.Parity = EVENPARITY;
SetCommState(hcom, &dcb);
}
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Crs232/rs232.h
0,0 → 1,80
/******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
* File Name : rs232.h
* Author : MCD Application Team
* Version : v2.2.0
* Date : 05/03/2010
* Description : Defines the RS232 class for COM communication
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#ifndef LSERIE_H
#define LSERIE_H
#include <string>
using namespace std;
class CRS232
{
public:
void SetParity(int _parity);
BOOL isConnected;
int numPort;
long speedInBaud;
int nbBit;
int parity;
float nbStopBit;
int bEcho ; /* Echo back for LIN emulation */
/* 0 : Disabled , 1 : Echo Back , 2 : Listen back */
bool FlowControl;
//------ CONSTRUCTOR ------
CRS232();
virtual ~CRS232();
//------ OPEN AND CONFIGURE ------
void SetComSettings(int _numPort, long _speedInBaud, int _nbBit, int _parity, float _nbStopBit);
bool open(); // Open the serial port COM "numPort" at the speed "speedInBaud".
// bauds with and this adjustement : "nbBit" bit / "nbStopBit" stop bit / "parity").
// Return: true if success.
void closeCom(); //Close the serial port.
bool setTimeOut(DWORD ms); //Set the time-out for receive data. Return: true if success.
bool setSpeed(DWORD baudrate); //Set the speed in bauds. Return: true if success.
//------ SEND AND RECEIVE DATA ------
int sendData(DWORD lg, LPBYTE data); //Send table "data" of "lg" bytes. Return: number of bytes really sent.
int sendData(string* data); //Send string "data". Return: number of bytes really sent.
int receiveData(DWORD lg, LPBYTE data); //Receive table "data" who is limit at "lg" bytes. Return: number of bytes received.
int receiveData(string* data); //Receive string "data". Return: number of bytes received.
//------ READ AND WRITE THE STATE OF THE CONTROL LINE ------
bool setRts(bool val); // Set the state of RTS. Return: true if success.
bool setDtr(bool val); // Set the state of DTR. Return: true if success.
bool setTxd(bool val); // Set the state of TXD. Return: true if success.
bool getCts(); // Return: The state of CTS.
bool getDtr(); // Return: The state of DTR.
bool getRi(); // Return: The state of RI.
bool getCd(); // Return: The state of CD.
string getErrorMsg(); // Return: The error message generated by the last function.
private:
HANDLE hcom; //Otput file to the COM port | The file stream use for acces to the serial port.
_COMMTIMEOUTS ct; //={0,0,0,0,0}; //Config du Time Out | This variable contain the delay of the time-out.
DCB dcb; //Port configuration struct | This object is use in order to configure the serial port.
int bufferSize;
};
#endif
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/Debug/Files.lib
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/Errors.h
0,0 → 1,45
/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
* File Name : Errors.h
* Author : MCD Application Team
* Version : v2.1.0
* Date : 11/02/2009
* Description : Defines the files Input/Output error codes
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#ifndef ERRORS_H
#define ERRORS_H
#define FILES_ERROR_OFFSET (0x12340000+0x6000)
#define FILES_NOERROR (0x12340000+0x0000)
#define FILES_BADSUFFIX (FILES_ERROR_OFFSET+0x0002)
#define FILES_UNABLETOOPENFILE (FILES_ERROR_OFFSET+0x0003)
#define FILES_UNABLETOOPENTEMPFILE (FILES_ERROR_OFFSET+0x0004)
#define FILES_BADFORMAT (FILES_ERROR_OFFSET+0x0005)
#define FILES_BADADDRESSRANGE (FILES_ERROR_OFFSET+0x0006)
#define FILES_BADPARAMETER (FILES_ERROR_OFFSET+0x0008)
#define FILES_UNEXPECTEDERROR (FILES_ERROR_OFFSET+0x000A)
#define FILES_FILEGENERALERROR (FILES_ERROR_OFFSET+0x000D)
#define STPRT_ERROR_OFFSET (0x12340000+0x5000)
#define STPRT_NOERROR (0x12340000)
#define STPRT_UNABLETOLAUNCHTHREAD (STPRT_ERROR_OFFSET+0x0001)
#define STPRT_ALREADYRUNNING (STPRT_ERROR_OFFSET+0x0007)
#define STPRT_BADPARAMETER (STPRT_ERROR_OFFSET+0x0008)
#define STPRT_BADFIRMWARESTATEMACHINE (STPRT_ERROR_OFFSET+0x0009)
#define STPRT_UNEXPECTEDERROR (STPRT_ERROR_OFFSET+0x000A)
#define STPRT_ERROR (STPRT_ERROR_OFFSET+0x000B)
#define STPRT_RETRYERROR (STPRT_ERROR_OFFSET+0x000C)
#define STPRT_UNSUPPORTEDFEATURE (STPRT_ERROR_OFFSET+0x000D)
#endif
/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/Files.h
0,0 → 1,99
/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
* File Name : Files.h
* Author : MCD Application Team
* Version : v2.1.0
* Date : 11/02/2009
* Description : Defines the Files DLL interface
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#if !defined(AFX_FILES_H__E07F909F_97B4_4295_8B8F_5EA1A83ECA92__INCLUDED_)
#define AFX_FILES_H__E07F909F_97B4_4295_8B8F_5EA1A83ECA92__INCLUDED_
#if _MSC_VER > 1000
#pragma once
#endif // _MSC_VER > 1000
#ifndef __AFXWIN_H__
#error include 'stdafx.h' before including this file for PCH
#endif
#include "resource.h" // main symbols
#include "FilesInc.h"
#include "Image.h"
#include "Errors.h"
//#include "IniFile.h"
/////////////////////////////////////////////////////////////////////////////
// CFilesApp
// See Files.cpp for the implementation of this class
//
class CFilesApp : public CWinApp
{
public:
CFilesApp();
// Overrides
// ClassWizard generated virtual function overrides
//{{AFX_VIRTUAL(CFilesApp)
//}}AFX_VIRTUAL
//{{AFX_MSG(CFilesApp)
// NOTE - the ClassWizard will add and remove member functions here.
// DO NOT EDIT what you see in these blocks of generated code !
//}}AFX_MSG
DECLARE_MESSAGE_MAP()
};
extern "C" DWORD EXPORT FILES_OpenExistingFile(PSTR pPathFile, PHANDLE phFile, PWORD pVid, PWORD pPid, PWORD pBcd,PBYTE pNbImages);
extern "C" DWORD EXPORT FILES_CreateNewFile(PSTR pPathFile, PHANDLE phFile, WORD Vid, WORD Pid, WORD Bcd);
extern "C" DWORD EXPORT FILES_CloseFile(HANDLE hFile);
extern "C" DWORD EXPORT FILES_AppendImageToFile(HANDLE hFile, HANDLE Image);
extern "C" DWORD EXPORT FILES_ReadImageFromFile(HANDLE hFile, int Rank, PHANDLE pImage);
extern "C" DWORD EXPORT FILES_ImageFromFile(PSTR pPathFile, PHANDLE pImage, BYTE nAlternate);
extern "C" DWORD EXPORT FILES_ImageToFile(PSTR pPathFile, HANDLE Image);
extern "C" DWORD EXPORT FILES_CreateImage(PHANDLE pHandle, BYTE nAlternate);
extern "C" DWORD EXPORT FILES_CreateImageFromMapping(PHANDLE pHandle, PMAPPING pMapping);
extern "C" DWORD EXPORT FILES_DuplicateImage(HANDLE hSource, PHANDLE pDest);
extern "C" DWORD EXPORT FILES_FilterImageForOperation(HANDLE Handle, PMAPPING pMapping, DWORD Operation, BOOL bTruncateLeadFFForUpgrade);
extern "C" DWORD EXPORT FILES_DestroyImageElement(HANDLE Handle, DWORD dwRank);
extern "C" DWORD EXPORT FILES_DestroyImage(PHANDLE pHandle);
extern "C" DWORD EXPORT FILES_GetImageAlternate(HANDLE Handle, PBYTE pAlternate);
extern "C" DWORD EXPORT FILES_GetImageNbElement(HANDLE Handle, PDWORD pNbElements);
extern "C" DWORD EXPORT FILES_GetImageName(HANDLE Handle, PSTR Name);
extern "C" DWORD EXPORT FILES_SetImageName(HANDLE Handle, PSTR Name);
extern "C" DWORD EXPORT FILES_SetImageElement(HANDLE Handle, DWORD dwRank, BOOL bInsert, IMAGEELEMENT Element);
extern "C" DWORD EXPORT FILES_GetImageElement(HANDLE Handle, DWORD dwRank, PIMAGEELEMENT pElement);
extern "C" DWORD EXPORT FILES_GetMemoryMapping(PSTR pPathFile, PWORD Size, PSTR MapName, PWORD PacketSize, PMAPPING pMapping, PBYTE PagesPerSector);
/*FILES_OpenExistingFile
FILES_CreateNewFile
FILES_CloseFile
FILES_AppendImageToFile
FILES_ReadImageFromFile*/
/////////////////////////////////////////////////////////////////////////////
//{{AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations immediately before the previous line.
#endif // !defined(AFX_FILES_H__E07F909F_97B4_4295_8B8F_5EA1A83ECA92__INCLUDED_)
/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/FilesInc.h
0,0 → 1,69
/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
* File Name : FilesInc.h
* Author : MCD Application Team
* Version : v2.1.0
* Date : 11/02/2009
* Description : Defines the struct types used by Files DLL
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#ifndef FILES_INC_H
#define FILES_INC_H
#define OPERATION_DETACH 0
#define OPERATION_RETURN 1
#define OPERATION_UPLOAD 2
#define OPERATION_ERASE 3
#define OPERATION_DNLOAD 4
#ifndef TYPE_STATUS
typedef struct
{
UCHAR bStatus;
UCHAR bwPollTimeout[3];
UCHAR bState;
UCHAR iString;
} STATUS, *PSTATUS;
#endif
#define BIT_READABLE 1
#define BIT_ERASABLE 2
#define BIT_WRITEABLE 4
typedef struct {
char* Name;
DWORD dwStartAddress;
DWORD dwAliasedAddress;
DWORD dwSectorIndex;
DWORD dwSectorSize;
BYTE bSectorType;
BOOL UseForOperation;
BOOL UseForErase;
BOOL UseForUpload;
BOOL UseForWriteProtect;
} MAPPINGSECTOR, *PMAPPINGSECTOR;
typedef struct {
BYTE nAlternate;
char Name[MAX_PATH];
DWORD NbSectors;
PMAPPINGSECTOR pSectors;
} MAPPING, *PMAPPING;
typedef struct {
DWORD dwAddress;
DWORD dwDataLength;
PBYTE Data;
} IMAGEELEMENT, *PIMAGEELEMENT;
#endif
/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/Image.h
0,0 → 1,63
/******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
* File Name : Image.h
* Author : MCD Application Team
* Version : v2.1.0
* Date : 11/02/2009
* Description : Defines the CImage class interface
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#ifndef _IMAGE_H_
#define _IMAGE_H_
class CImage : public CObject
{
private:
char m_LastError[1000];
BYTE m_bAlternate;
CPtrArray *m_pElements;
BOOL m_ImageState;
BOOL m_bNamed;
char m_Name[255];
BOOL LoadS19(PSTR pFilePath);
BOOL LoadHEX(PSTR pFilePath);
BOOL LoadBIN(PSTR pFilePath);
BOOL SaveS19(PSTR pFilePath);
BOOL SaveHEX(PSTR pFilePath);
void LDisplayError(PSTR Str) { lstrcpy(m_LastError, Str); }
BOOL ExistsElementsAtAddress(DWORD Address);
void CompactElements();
public:
CImage(CImage *pSource);
CImage(BYTE bAlternate, BOOL bNamed, PSTR Name);
CImage(PMAPPING pMapping, BOOL bNamed, PSTR Name);
CImage(BYTE bAlternate, PSTR pFilePath, BOOL bNamed, PSTR Name);
virtual ~CImage();
BOOL DumpToFile(PSTR pFilePath);
BYTE GetAlternate() { return m_bAlternate; }
BOOL GetImageState() { return m_ImageState; }
BOOL GetName(PSTR Name) { if (m_bNamed) lstrcpy(Name, m_Name); return m_bNamed; }
void SetName(PSTR Name) { lstrcpy(m_Name, Name); m_bNamed=TRUE; }
BOOL GetBuffer(DWORD dwAddress, DWORD dwSize, PBYTE pBuffer);
DWORD GetNbElements() { return m_pElements->GetSize(); }
BOOL SetImageElement(DWORD dwRank, BOOL bInsert, IMAGEELEMENT Element);
BOOL GetImageElement(DWORD dwRank, PIMAGEELEMENT pElement);
BOOL FilterImageForOperation(PMAPPING pMapping, DWORD Operation, BOOL bTruncateLeadFF);
BOOL DestroyImageElement(DWORD dwRank);
};
#endif
/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/Release/Files.lib
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/res/Files.rc2
0,0 → 1,13
//
// FILES.RC2 - resources Microsoft Visual C++ does not edit directly
//
#ifdef APSTUDIO_INVOKED
#error this file is not editable by Microsoft Visual C++
#endif //APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
// Add manually edited resources here...
/////////////////////////////////////////////////////////////////////////////

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/Files/resource.h
0,0 → 1,15
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
// Used by Files.rc
//
// Next default values for new objects
//
#ifdef APSTUDIO_INVOKED
#ifndef APSTUDIO_READONLY_SYMBOLS
#define _APS_NEXT_RESOURCE_VALUE 101
#define _APS_NEXT_COMMAND_VALUE 40001
#define _APS_NEXT_CONTROL_VALUE 1000
#define _APS_NEXT_SYMED_VALUE 101
#endif
#endif

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.cpp
0,0 → 1,827
/******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
* File Name : STBLLIB.cpp
* Author : MCD Application Team
* Version : v2.2.0
* Date : 05/03/2010
* Description : Implements the System memory boot loader protocol interface
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#include <malloc.h>
#include "stdafx.h"
#include "STBLLIB.h"
/************************************************************************************/
/* Generic BL API types
/*
/*
/************************************************************************************/
typedef BYTE virt_GetProgress(LPBYTE progress);
typedef BYTE virt_GetActivityTime(LPDWORD time);
typedef BYTE virt_SetActivityTime(DWORD time);
typedef BYTE virt_TARGET_GetFlashSize(DWORD Addr, LPWORD val);
typedef BYTE virt_TARGET_GetMemoryAddress(DWORD Addr, LPBYTE val);
typedef BYTE virt_TARGET_GetRDPOptionByte(LPBYTE RDP);
typedef BYTE virt_TARGET_GetWRPOptionBytes(LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
typedef BYTE virt_Send_RQ(LPSTBL_Request pRQ);
typedef BYTE virt_SetCOMSettings(int numPort, long speedInBaud, int nbBit, int parity, float nbStopBit);
typedef BYTE virt_COM_Open();
typedef BYTE virt_COM_Close();
typedef BYTE virt_STBL_SetSpeed(DWORD speed);
typedef BYTE virt_STBL_Init_BL();
typedef BYTE virt_STBL_GET(LPBYTE Version, LPCommands pCmds);
typedef BYTE virt_STBL_GET_VER_ROPS(LPBYTE Version, LPBYTE ROPEnabled, LPBYTE ROPDisabled);
typedef BYTE virt_STBL_GET_ID(LPBYTE size, LPBYTE pID);
typedef BYTE virt_STBL_READ(DWORD Address, BYTE Size, LPBYTE pData);
typedef BYTE virt_STBL_GO(DWORD Address);
typedef BYTE virt_STBL_WRITE(DWORD address, BYTE size, LPBYTE pData);
typedef BYTE virt_STBL_ERASE(WORD NbSectors, LPBYTE pSectors);
typedef BYTE virt_STBL_WRITE_PROTECT(BYTE NbSectors, LPBYTE pSectors);
typedef BYTE virt_STBL_WRITE_TEMP_UNPROTECT();
typedef BYTE virt_STBL_WRITE_PERM_UNPROTECT();
typedef BYTE virt_STBL_READOUT_PROTECT();
typedef BYTE virt_STBL_READOUT_TEMP_UNPROTECT();
typedef BYTE virt_STBL_READOUT_PERM_UNPROTECT();
typedef BYTE virt_STBL_UPLOAD(DWORD Address, LPBYTE pData, DWORD Length);
typedef BYTE virt_STBL_VERIFY(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
typedef BYTE virt_STBL_DNLOAD(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
typedef BYTE virt_SetPaketSize(BYTE size);
typedef BYTE virt_GetPaketSize(LPBYTE size);
typedef ACKS virt_GetAckValue();
typedef BOOL virt_COM_is_Open();
typedef BYTE virt_SetTimeOut(DWORD vms);
typedef BYTE virt_TARGET_GetUserOptionByte(LPBYTE User);
typedef BYTE virt_TARGET_GetDataOptionByte(LPBYTE Data0, LPBYTE Data1);
typedef BYTE virt_TARGET_SetSIFData(BYTE User, BYTE RDP, BYTE Data0, BYTE Data1, BYTE WRP0, BYTE WRP1, BYTE WRP2, BYTE WRP3);
typedef BYTE virt_TARGET_GetSIFData(LPBYTE User, LPBYTE RDP, LPBYTE Data0, LPBYTE Data1, LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
typedef BYTE virt_STBL_SetRts(BOOL Val);
typedef BYTE virt_STBL_SetDtr(BOOL Val);
typedef BYTE virt_STBL_setTxd(BOOL val);
typedef BYTE virt_STBL_getCts(BOOL* pval);
typedef BYTE virt_STBL_getDtr(BOOL* pval);
typedef BYTE virt_STBL_getRi(BOOL* pval);
typedef BYTE virt_STBL_getCd(BOOL* pval);
typedef BYTE virt_STBL_SetEcho(int val);
typedef BYTE virt_STBL_SetFlowControl(int Val);
/************************************************************************************/
/* Generic BL API references
/*
/*
/************************************************************************************/
virt_GetProgress *pt_GetProgress; //(LPBYTE progress);
virt_GetActivityTime *pt_GetActivityTime; //(LPDWORD time);
virt_SetActivityTime *pt_SetActivityTime; //(DWORD time);
virt_TARGET_GetFlashSize *pt_TARGET_GetFlashSize; //(DWORD Addr, LPWORD val);
virt_TARGET_GetMemoryAddress *pt_TARGET_GetMemoryAddress; //(DWORD Addr, LPWORD val);
virt_TARGET_GetRDPOptionByte *pt_TARGET_GetRDPOptionByte; //(LPBYTE RDP);
virt_TARGET_GetWRPOptionBytes *pt_TARGET_GetWRPOptionBytes; //(LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
virt_Send_RQ *pt_Send_RQ; //(LPSTBL_Request pRQ);
virt_SetCOMSettings *pt_SetCOMSettings; //(int numPort, long speedInBaud, int nbBit, int parity, float nbStopBit);
virt_COM_Open *pt_COM_Open; //();
virt_COM_Close *pt_COM_Close; //();
virt_STBL_SetSpeed *pt_STBL_SetSpeed; //(DWORD speed);
virt_STBL_Init_BL *pt_STBL_Init_BL; //();
virt_STBL_GET *pt_STBL_GET; //(LPBYTE Version, LPCommands pCmds);
virt_STBL_GET_VER_ROPS *pt_STBL_GET_VER_ROPS; //(LPBYTE Version, LPBYTE ROPEnabled, LPBYTE ROPDisabled);
virt_STBL_GET_ID *pt_STBL_GET_ID; //(LPBYTE size, LPBYTE pID);
virt_STBL_READ *pt_STBL_READ; //(DWORD Address, BYTE Size, LPBYTE pData);
virt_STBL_GO *pt_STBL_GO; //(DWORD Address);
virt_STBL_WRITE *pt_STBL_WRITE; //(DWORD address, BYTE size, LPBYTE pData);
virt_STBL_ERASE *pt_STBL_ERASE; //(BYTE NbSectors, LPBYTE pSectors);
virt_STBL_WRITE_PROTECT *pt_STBL_WRITE_PROTECT; //(BYTE NbSectors, LPBYTE pSectors);
virt_STBL_WRITE_TEMP_UNPROTECT *pt_STBL_WRITE_TEMP_UNPROTECT; //();
virt_STBL_WRITE_PERM_UNPROTECT *pt_STBL_WRITE_PERM_UNPROTECT; //();
virt_STBL_READOUT_PROTECT *pt_STBL_READOUT_PROTECT; //();
virt_STBL_READOUT_TEMP_UNPROTECT *pt_STBL_READOUT_TEMP_UNPROTECT; //();
virt_STBL_READOUT_PERM_UNPROTECT *pt_STBL_READOUT_PERM_UNPROTECT; //();
virt_STBL_UPLOAD *pt_STBL_UPLOAD; //(DWORD Address, LPBYTE pData, DWORD Length);
virt_STBL_VERIFY *pt_STBL_VERIFY; //(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
virt_STBL_DNLOAD *pt_STBL_DNLOAD; //(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
virt_SetPaketSize *pt_SetPaketSize; //(BYTE size);
virt_GetPaketSize *pt_GetPaketSize; //(LPBYTE size);
virt_GetAckValue *pt_GetAckValue; //();
virt_COM_is_Open *pt_COM_is_Open; //();
virt_SetTimeOut *pt_SetTimeOut; //(DWORD vms);
virt_TARGET_GetUserOptionByte *pt_TARGET_GetUserOptionByte; //(LPBYTE User);
virt_TARGET_GetDataOptionByte *pt_TARGET_GetDataOptionByte; //(LPBYTE Data0, LPBYTE Data1);
virt_TARGET_SetSIFData *pt_TARGET_SetSIFData; //(BYTE User, BYTE RDP, BYTE Data0, BYTE Data1, BYTE WRP0, BYTE WRP1, BYTE WRP2, BYTE WRP3);
virt_TARGET_GetSIFData *pt_TARGET_GetSIFData; //(LPBYTE User, LPBYTE RDP, LPBYTE Data0, LPBYTE Data1, LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
virt_STBL_SetRts *pt_STBL_SetRts; //(BOOL val);
virt_STBL_SetDtr *pt_STBL_SetDtr; //(BOOL val);
virt_STBL_setTxd *pt_STBL_setTxd; //(BOOL val);
virt_STBL_getCts *pt_STBL_getCts; //(BOOL* pval);
virt_STBL_getDtr *pt_STBL_getDtr; //(BOOL* pval);
virt_STBL_getRi *pt_STBL_getRi; //(BOOL* pval);
virt_STBL_getCd *pt_STBL_getCd; //(BOOL* pval);
virt_STBL_SetEcho *pt_STBL_SetEcho ; //(int val);
virt_STBL_SetFlowControl *pt_STBL_SetFlowControl ; //(bool val);
DWORD MAX_DATA_SIZE = 0xFF; // Packet size(in byte)
BYTE ACK = 0x79;
BYTE NACK = 0x1F;
ACKS ACK_VALUE = ST79;
LPTARGET_DESCRIPTOR Target;
CRS232 Cur_COM;
ACKS McuTarget;
DWORD Progress;
DWORD ActivityTime ;
HINSTANCE ST_BL_Lib_Hdle = NULL;
BOOL APIENTRY DllMain( HANDLE hModule,
DWORD ul_reason_for_call,
LPVOID lpReserved
)
{
switch (ul_reason_for_call)
{
case DLL_PROCESS_ATTACH :{
McuTarget = UNDEFINED;
Target = (LPTARGET_DESCRIPTOR)malloc(sizeof(TARGET_DESCRIPTOR));
Target->Version = 0x00;
Target->CmdCount = 0x00;
Target->PIDLen = 0x00;
Target->PID = (LPBYTE)malloc(1);
Target->ROPE = 0x00;
Target->ROPD = 0x00;
Target->GET_CMD = FALSE ; //Get the version and the allowed commands supported by the current version of the boot loader
Target->GET_VER_ROPS_CMD = FALSE ; //Get the BL version and the Read Protection status of the NVM
Target->GET_ID_CMD = FALSE ; //Get the chip ID
Target->READ_CMD = FALSE ; //Read up to 256 bytes of memory starting from an address specified by the user
Target->GO_CMD = FALSE ; //Jump to an address specified by the user to execute (a loaded) code
Target->WRITE_CMD = FALSE ; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
Target->ERASE_CMD = FALSE ; //Erase from one to all the NVM sectors
Target->ERASE_EXT_CMD = FALSE ; //Erase from one to all the NVM sectors
Target->WRITE_PROTECT_CMD = FALSE ; //Enable the write protection in a permanent way for some sectors
Target->WRITE_TEMP_UNPROTECT_CMD = FALSE ; //Disable the write protection in a temporary way for all NVM sectors
Target->WRITE_PERM_UNPROTECT_CMD = FALSE ; //Disable the write protection in a permanent way for all NVM sectors
Target->READOUT_PERM_PROTECT_CMD = FALSE ; //Enable the readout protection in a permanent way
Target->READOUT_TEMP_UNPROTECT_CMD = FALSE ; //Disable the readout protection in a temporary way
Target->READOUT_PERM_UNPROTECT_CMD = FALSE ; //Disable the readout protection in a permanent way
}break;
case DLL_THREAD_ATTACH :{
/*McuTarget = UNDEFINED;
Target = (LPTARGET_DESCRIPTOR)malloc(sizeof(TARGET_DESCRIPTOR));
Target->Version = 0x00;
Target->CmdCount = 0x00;
Target->PIDLen = 0x00;
Target->PID = (LPBYTE)malloc(1);
Target->ROPE = 0x00;
Target->ROPD = 0x00;
Target->GET_CMD = FALSE ; //Get the version and the allowed commands supported by the current version of the boot loader
Target->GET_VER_ROPS_CMD = FALSE ; //Get the BL version and the Read Protection status of the NVM
Target->GET_ID_CMD = FALSE ; //Get the chip ID
Target->READ_CMD = FALSE ; //Read up to 256 bytes of memory starting from an address specified by the user
Target->GO_CMD = FALSE ; //Jump to an address specified by the user to execute (a loaded) code
Target->WRITE_CMD = FALSE ; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
Target->ERASE_CMD = FALSE ; //Erase from one to all the NVM sectors
Target->WRITE_PROTECT_CMD = FALSE ; //Enable the write protection in a permanent way for some sectors
Target->WRITE_TEMP_UNPROTECT_CMD = FALSE ; //Disable the write protection in a temporary way for all NVM sectors
Target->WRITE_PERM_UNPROTECT_CMD = FALSE ; //Disable the write protection in a permanent way for all NVM sectors
Target->READOUT_PERM_PROTECT_CMD = FALSE ; //Enable the readout protection in a permanent way
Target->READOUT_TEMP_UNPROTECT_CMD = FALSE ; //Disable the readout protection in a temporary way
Target->READOUT_PERM_UNPROTECT_CMD = FALSE ; //Disable the readout protection in a permanent way
*/}break;
case DLL_THREAD_DETACH :{}break;
case DLL_PROCESS_DETACH :{}break;
}
return TRUE;
}
/************************************************************************************/
/* SET COMMUNICATION INTERFACE TYPE
/* UART - CAN - ...
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_SetComIntType(BYTE com_int_type)
{
//com_int_type = 0; // This is reserved for Future, When the CANtoUSB Bridge will be available
// The CAN module and DLL should be used in com_int_type =1
switch (com_int_type)
{
case 0:{
ST_BL_Lib_Hdle = GetModuleHandle("STUARTBLLIB");
if ( ST_BL_Lib_Hdle == NULL )
{
ST_BL_Lib_Hdle = LoadLibrary("STUARTBLLIB") ;
}
}break;
case 1:{
ST_BL_Lib_Hdle = GetModuleHandle("STCANBLLIB");
if ( ST_BL_Lib_Hdle == NULL )
{
ST_BL_Lib_Hdle = LoadLibrary("STCANBLLIB") ;
}
}break;
}
pt_GetProgress = (virt_GetProgress*)GetProcAddress(ST_BL_Lib_Hdle,"GetProgress");
pt_GetActivityTime = (virt_GetActivityTime*)GetProcAddress(ST_BL_Lib_Hdle,"GetActivityTime"); //(LPDWORD time);
pt_SetActivityTime = (virt_SetActivityTime*)GetProcAddress(ST_BL_Lib_Hdle,"SetActivityTime"); //(DWORD time);
pt_TARGET_GetFlashSize = (virt_TARGET_GetFlashSize*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_GetFlashSize");
pt_TARGET_GetMemoryAddress = (virt_TARGET_GetMemoryAddress*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_GetMemoryAddress");
pt_TARGET_GetRDPOptionByte = (virt_TARGET_GetRDPOptionByte*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_GetRDPOptionByte");
pt_TARGET_GetWRPOptionBytes = (virt_TARGET_GetWRPOptionBytes*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_GetWRPOptionBytes");
pt_Send_RQ = (virt_Send_RQ*)GetProcAddress(ST_BL_Lib_Hdle,"Send_RQ");
pt_SetCOMSettings = (virt_SetCOMSettings*)GetProcAddress(ST_BL_Lib_Hdle,"SetCOMSettings");
pt_COM_Open = (virt_COM_Open*)GetProcAddress(ST_BL_Lib_Hdle,"COM_Open");
pt_COM_Close = (virt_COM_Close*)GetProcAddress(ST_BL_Lib_Hdle,"COM_Close");
pt_STBL_SetSpeed = (virt_STBL_SetSpeed*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_SetSpeed");
pt_STBL_Init_BL = (virt_STBL_Init_BL*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_Init_BL");
pt_STBL_GET = (virt_STBL_GET*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_GET");
pt_STBL_GET_VER_ROPS = (virt_STBL_GET_VER_ROPS*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_GET_VER_ROPS");
pt_STBL_GET_ID = (virt_STBL_GET_ID*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_GET_ID");
pt_STBL_READ = (virt_STBL_READ*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_READ");
pt_STBL_GO = (virt_STBL_GO*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_GO");
pt_STBL_WRITE = (virt_STBL_WRITE*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_WRITE");
pt_STBL_ERASE = (virt_STBL_ERASE*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_ERASE");
pt_STBL_WRITE_PROTECT = (virt_STBL_WRITE_PROTECT*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_WRITE_PROTECT");
pt_STBL_WRITE_TEMP_UNPROTECT = (virt_STBL_WRITE_TEMP_UNPROTECT*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_WRITE_TEMP_UNPROTECT");
pt_STBL_WRITE_PERM_UNPROTECT = (virt_STBL_WRITE_PERM_UNPROTECT*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_WRITE_PERM_UNPROTECT");
pt_STBL_READOUT_PROTECT = (virt_STBL_READOUT_PROTECT*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_READOUT_PROTECT");
pt_STBL_READOUT_TEMP_UNPROTECT = (virt_STBL_READOUT_TEMP_UNPROTECT*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_READOUT_TEMP_UNPROTECT");
pt_STBL_READOUT_PERM_UNPROTECT = (virt_STBL_READOUT_PERM_UNPROTECT*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_READOUT_PERM_UNPROTECT");
pt_STBL_UPLOAD = (virt_STBL_UPLOAD*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_UPLOAD");
pt_STBL_VERIFY = (virt_STBL_VERIFY*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_VERIFY");
pt_STBL_DNLOAD = (virt_STBL_DNLOAD*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_DNLOAD");
pt_SetPaketSize = (virt_SetPaketSize*)GetProcAddress(ST_BL_Lib_Hdle,"SetPaketSize");
pt_GetPaketSize = (virt_GetPaketSize*)GetProcAddress(ST_BL_Lib_Hdle,"GetPaketSize");
pt_GetAckValue = (virt_GetAckValue*)GetProcAddress(ST_BL_Lib_Hdle,"GetAckValue");
pt_COM_is_Open = (virt_COM_is_Open*)GetProcAddress(ST_BL_Lib_Hdle,"COM_is_Open");
pt_SetTimeOut = (virt_SetTimeOut*)GetProcAddress(ST_BL_Lib_Hdle,"SetTimeOut");
pt_TARGET_GetUserOptionByte = (virt_TARGET_GetUserOptionByte*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_GetUserOptionByte");
pt_TARGET_GetDataOptionByte = (virt_TARGET_GetDataOptionByte*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_GetDataOptionByte");
pt_TARGET_SetSIFData = (virt_TARGET_SetSIFData*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_SetSIFData");
pt_TARGET_GetSIFData = (virt_TARGET_GetSIFData*)GetProcAddress(ST_BL_Lib_Hdle,"TARGET_GetSIFData");
pt_STBL_SetRts = (virt_STBL_SetRts*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_SetRts");
pt_STBL_SetDtr = (virt_STBL_SetDtr*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_SetDtr");
pt_STBL_setTxd = (virt_STBL_setTxd*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_setTxd");
pt_STBL_getCts = (virt_STBL_getCts*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_getCts");
pt_STBL_getDtr = (virt_STBL_getDtr*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_getDtr");
pt_STBL_getRi = (virt_STBL_getRi*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_getRi");
pt_STBL_getCd = (virt_STBL_getCd*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_getCd");
pt_STBL_SetEcho = (virt_STBL_SetEcho*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_SetEcho");
pt_STBL_SetFlowControl = (virt_STBL_SetFlowControl*)GetProcAddress(ST_BL_Lib_Hdle,"STBL_SetFlowControl");
return 0;
}
/************************************************************************************/
/*Set the communication settings for UART, CAN, ...
/* UART - numPort, speedInBaud, nbBit, parity, nbStopBit
/* CAN - only : speedInBaud
/************************************************************************************/
STBLLIB_API BYTE SetCOMSettings(int numPort, long speedInBaud, int nbBit,
int parity, float nbStopBit)
{
if(pt_SetCOMSettings)
return pt_SetCOMSettings(numPort, speedInBaud, nbBit, parity, nbStopBit);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE Send_RQ(LPSTBL_Request pRQ)
{
if(pt_Send_RQ)
return pt_Send_RQ(pRQ);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE COM_Open()
{
if(pt_COM_Open)
return pt_COM_Open();
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE COM_Close()
{
if(pt_COM_Close)
return pt_COM_Close();
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_SetSpeed(DWORD speed)
{
if(pt_STBL_SetSpeed)
return pt_STBL_SetSpeed(speed);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_Init_BL()
{
if(pt_STBL_Init_BL)
return pt_STBL_Init_BL();
else
return LIB_LOADING_ERROR;
}
/******************************************************************************************/
/* Boot Loader commands implementation
/******************************************************************************************/
STBLLIB_API BYTE STBL_GET(LPBYTE Version, LPCommands pCmds)
{
if(pt_STBL_GET)
return pt_STBL_GET(Version, pCmds);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_GET_VER_ROPS(LPBYTE Version, LPBYTE ROPEnabled, LPBYTE ROPDisabled)
{
if(pt_STBL_GET_VER_ROPS)
return pt_STBL_GET_VER_ROPS(Version, ROPEnabled, ROPDisabled);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_GET_ID(LPBYTE size, LPBYTE pID)
{
if(pt_STBL_GET_ID)
return pt_STBL_GET_ID(size, pID);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_READ(DWORD Address, BYTE Size, LPBYTE pData)
{
if(pt_STBL_READ)
return pt_STBL_READ(Address, Size, pData);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_GO(DWORD Address)
{
if(pt_STBL_GO)
return pt_STBL_GO(Address);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_WRITE(DWORD address, BYTE size, LPBYTE pData)
{
if(pt_STBL_WRITE)
return pt_STBL_WRITE(address, size, pData);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_ERASE(WORD NbSectors, LPBYTE pSectors)
{
if(pt_STBL_ERASE)
return pt_STBL_ERASE(NbSectors, pSectors);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_WRITE_PROTECT(BYTE NbSectors, LPBYTE pSectors)
{
if(pt_STBL_WRITE_PROTECT)
return pt_STBL_WRITE_PROTECT(NbSectors, pSectors);
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_WRITE_TEMP_UNPROTECT()
{
if(pt_STBL_WRITE_TEMP_UNPROTECT)
return pt_STBL_WRITE_TEMP_UNPROTECT();
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_WRITE_PERM_UNPROTECT()
{
if(pt_STBL_WRITE_PERM_UNPROTECT)
return pt_STBL_WRITE_PERM_UNPROTECT();
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_READOUT_PROTECT()
{
if(pt_STBL_READOUT_PROTECT)
return pt_STBL_READOUT_PROTECT();
else
return LIB_LOADING_ERROR;
}
STBLLIB_API BYTE STBL_READOUT_TEMP_UNPROTECT()
{
if(pt_STBL_READOUT_TEMP_UNPROTECT)
return pt_STBL_READOUT_TEMP_UNPROTECT();
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* READOUT_PERM_UNPROTECT
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_READOUT_PERM_UNPROTECT()
{
if(pt_STBL_READOUT_PERM_UNPROTECT)
return pt_STBL_READOUT_PERM_UNPROTECT();
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* UPLOAD
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_UPLOAD(DWORD Address, LPBYTE pData, DWORD Length)
{
if(pt_STBL_UPLOAD)
return pt_STBL_UPLOAD(Address, pData, Length);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* VERIFY
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_VERIFY(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad)
{
if(pt_STBL_VERIFY)
return pt_STBL_VERIFY(Address, pData, Length,bTruncateLeadFFForDnLoad);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* DNLOAD - this command uses the STBL_WRITE function to download a big block of data
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_DNLOAD(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad)
{
if(pt_STBL_DNLOAD)
return pt_STBL_DNLOAD(Address, pData, Length,bTruncateLeadFFForDnLoad);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* SET PACKET SIZE
/*
/*
/************************************************************************************/
STBLLIB_API BYTE SetPaketSize(BYTE size)
{
if(pt_SetPaketSize)
return pt_SetPaketSize(size);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GET PACKET SIZE
/*
/*
/************************************************************************************/
STBLLIB_API BYTE GetPaketSize(LPBYTE size)
{
if(pt_GetPaketSize)
return pt_GetPaketSize(size);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GetAckValue
/*
/*
/************************************************************************************/
STBLLIB_API ACKS GetAckValue()
{
if(pt_GetAckValue)
return pt_GetAckValue();
else
return UNDEFINED;
}
/************************************************************************************/
/* IsConnected
/*
/*
/************************************************************************************/
STBLLIB_API BOOL COM_is_Open()
{
if(pt_COM_is_Open)
return pt_COM_is_Open();
else
return FALSE;
}
/************************************************************************************/
/* SetTimeOut
/*
/*
/************************************************************************************/
STBLLIB_API BYTE SetTimeOut(DWORD vms)
{
if(pt_SetTimeOut)
return pt_SetTimeOut(vms);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GetFlashSize
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetFlashSize(DWORD Addr, LPWORD val)
{
if(pt_TARGET_GetFlashSize)
return pt_TARGET_GetFlashSize(Addr, val);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GetMemoryAddress
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetMemoryAddress(DWORD Addr, LPBYTE val)
{
if(pt_TARGET_GetMemoryAddress)
return pt_TARGET_GetMemoryAddress(Addr, val);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GetRDPOptionByte
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetRDPOptionByte(LPBYTE RDP)
{
if(pt_TARGET_GetRDPOptionByte)
return pt_TARGET_GetRDPOptionByte(RDP);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GetWRPOptionBytes
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetWRPOptionBytes(LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3)
{
if(pt_TARGET_GetWRPOptionBytes)
return pt_TARGET_GetWRPOptionBytes(WRP0, WRP1, WRP2, WRP3);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GetUserOptionByte
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetUserOptionByte(LPBYTE User)
{
if(pt_TARGET_GetUserOptionByte)
return pt_TARGET_GetUserOptionByte(User);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GetDataOptionByte
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetDataOptionByte(LPBYTE Data0, LPBYTE Data1)
{
if(pt_TARGET_GetDataOptionByte)
return pt_TARGET_GetDataOptionByte(Data0, Data1);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* SetSIFData
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_SetSIFData(BYTE User, BYTE RDP, BYTE Data0, BYTE Data1,
BYTE WRP0, BYTE WRP1, BYTE WRP2, BYTE WRP3)
{
if(pt_TARGET_SetSIFData)
return pt_TARGET_SetSIFData(User, RDP, Data0, Data1, WRP0, WRP1, WRP2, WRP3);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* SetSIFData
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetSIFData(LPBYTE User, LPBYTE RDP, LPBYTE Data0, LPBYTE Data1,
LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3)
{
if(pt_TARGET_GetSIFData)
return pt_TARGET_GetSIFData(User, RDP, Data0, Data1, WRP0, WRP1, WRP2, WRP3);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* GET PROGRESS STATE
/*
/*
/************************************************************************************/
STBLLIB_API BYTE GetProgress(LPBYTE progress)
{
if(pt_GetProgress)
return pt_GetProgress(progress);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Get activity time
/*
/*
/************************************************************************************/
STBLLIB_API BYTE GetActivityTime(LPDWORD time)
{
if(pt_GetActivityTime)
return pt_GetActivityTime(time);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Set activity time
/*
/*
/************************************************************************************/
STBLLIB_API BYTE SetActivityTime(DWORD time)
{
if(pt_SetActivityTime)
return pt_SetActivityTime(time);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Set Rts Line State
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_SetRts(BOOL Val)
{
if(pt_STBL_SetRts)
return pt_STBL_SetRts(Val);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Set Dtr Line State
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_SetDtr(BOOL Val)
{
if(pt_Send_RQ)
return pt_STBL_SetDtr(Val);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Set the state of TXD. Return: true if success.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_setTxd(BOOL val)
{
if(pt_STBL_setTxd)
return pt_STBL_setTxd(val);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Return: The state of CTS.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getCts(BOOL* pval)
{
if(pt_STBL_getCts)
return pt_STBL_getCts(pval);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Return: The state of DTR.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getDtr(BOOL* pval)
{
if(pt_STBL_getDtr)
return pt_STBL_getDtr(pval);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Return: The state of RI.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getRi(BOOL* pval)
{
if(pt_STBL_getRi)
return pt_STBL_getRi(pval);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Return: The state of DTR.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getCd(BOOL* pval)
{
if(pt_STBL_getCd)
return pt_STBL_getCd(pval);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* Set Echo back Mode
/* 0 = Echo Disabled
/* 1 = Echo Back Enabled
/* 2 = Listen Echo Enabled
/************************************************************************************/
STBLLIB_API BYTE STBL_SetEcho(int val)
{
if(pt_STBL_SetEcho)
return pt_STBL_SetEcho(val);
else
return LIB_LOADING_ERROR;
}
/************************************************************************************/
/* SetFlowControl : Enable/Disable Flow Control of DTR and RTS
/* FALSE = Disabled
/* TRUE = Enabled
/************************************************************************************/
STBLLIB_API BYTE STBL_SetFlowControl(bool val)
{
if(pt_STBL_SetFlowControl)
return pt_STBL_SetFlowControl(val);
else
return LIB_LOADING_ERROR;
}
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.dsp
0,0 → 1,129
# Microsoft Developer Studio Project File - Name="STBLLIB" - Package Owner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Dynamic-Link Library" 0x0102
CFG=STBLLIB - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run
!MESSAGE
!MESSAGE NMAKE /f "STBLLIB.mak".
!MESSAGE
!MESSAGE You can specify a configuration when running NMAKE
!MESSAGE by defining the macro CFG on the command line. For example:
!MESSAGE
!MESSAGE NMAKE /f "STBLLIB.mak" CFG="STBLLIB - Win32 Debug"
!MESSAGE
!MESSAGE Possible choices for configuration are:
!MESSAGE
!MESSAGE "STBLLIB - Win32 Release" (based on "Win32 (x86) Dynamic-Link Library")
!MESSAGE "STBLLIB - Win32 Debug" (based on "Win32 (x86) Dynamic-Link Library")
!MESSAGE
# Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""$/PC/ST Generic Boot Loader/SOFTWARE/STxx BL Lib/Lib Tester", ESSAAAAA"
# PROP Scc_LocalPath "..\stblgui"
CPP=cl.exe
MTL=midl.exe
RSC=rc.exe
!IF "$(CFG)" == "STBLLIB - Win32 Release"
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir "Release"
# PROP BASE Intermediate_Dir "Release"
# PROP BASE Target_Dir ""
# PROP Use_MFC 1
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release"
# PROP Intermediate_Dir "Release"
# PROP Ignore_Export_Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MT /W3 /GX /O2 /D "WIN32" /D "NDEBUG" /D "_WINDOWS" /D "_MBCS" /D "_USRDLL" /D "STBLLIB_EXPORTS" /Yu"stdafx.h" /FD /c
# ADD CPP /nologo /MT /W3 /GX /O2 /D "WIN32" /D "NDEBUG" /D "_WINDOWS" /D "_MBCS" /D "_USRDLL" /D "STBLLIB_EXPORTS" /D "_VS6_USED" /D "_WINDLL" /FD /c
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE MTL /nologo /D "NDEBUG" /mktyplib203 /win32
# ADD MTL /nologo /D "NDEBUG" /mktyplib203 /win32
# ADD BASE RSC /l 0x409 /d "NDEBUG"
# ADD RSC /l 0x409 /d "NDEBUG"
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kernel32.lib user32.lib gdi32.lib winspool.lib comdlg32.lib advapi32.lib shell32.lib ole32.lib oleaut32.lib uuid.lib odbc32.lib odbccp32.lib /nologo /dll /machine:I386
# ADD LINK32 /nologo /dll /machine:I386 /out:"..\BIN\Release\STBLLIB.dll"
!ELSEIF "$(CFG)" == "STBLLIB - Win32 Debug"
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1
# PROP BASE Output_Dir "Debug"
# PROP BASE Intermediate_Dir "Debug"
# PROP BASE Target_Dir ""
# PROP Use_MFC 1
# PROP Use_Debug_Libraries 1
# PROP Output_Dir "Debug"
# PROP Intermediate_Dir "Debug"
# PROP Ignore_Export_Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /MTd /W3 /Gm /GX /ZI /Od /D "WIN32" /D "_DEBUG" /D "_WINDOWS" /D "_MBCS" /D "_USRDLL" /D "STBLLIB_EXPORTS" /Yu"stdafx.h" /FD /GZ /c
# ADD CPP /nologo /MTd /W3 /Gm /GX /ZI /Od /D "WIN32" /D "_DEBUG" /D "_WINDOWS" /D "_MBCS" /D "_USRDLL" /D "STBLLIB_EXPORTS" /D "_WINDLL" /D "_VS6_USED" /FR /FD /GZ /c
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE MTL /nologo /D "_DEBUG" /mktyplib203 /win32
# ADD MTL /nologo /D "_DEBUG" /mktyplib203 /win32
# ADD BASE RSC /l 0x409 /d "_DEBUG"
# ADD RSC /l 0x409 /d "_DEBUG"
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kernel32.lib user32.lib gdi32.lib winspool.lib comdlg32.lib advapi32.lib shell32.lib ole32.lib oleaut32.lib uuid.lib odbc32.lib odbccp32.lib /nologo /dll /debug /machine:I386 /pdbtype:sept
# ADD LINK32 /nologo /dll /debug /machine:I386 /out:"..\BIN\Debug\STBLLIB.dll" /pdbtype:sept
!ENDIF
# Begin Target
# Name "STBLLIB - Win32 Release"
# Name "STBLLIB - Win32 Debug"
# Begin Group "Source Files"
# PROP Default_Filter "cpp;c;cxx;rc;def;r;odl;idl;hpj;bat"
# Begin Source File
SOURCE=..\Crs232\rs232.cpp
# End Source File
# Begin Source File
SOURCE=.\STBLLIB.cpp
# End Source File
# Begin Source File
SOURCE=.\STBLLIB.rc
# End Source File
# End Group
# Begin Group "Header Files"
# PROP Default_Filter "h;hpp;hxx;hm;inl"
# Begin Source File
SOURCE=..\Crs232\rs232.h
# End Source File
# Begin Source File
SOURCE=.\STBLLIB.h
# End Source File
# Begin Source File
SOURCE=.\StdAfx.h
# End Source File
# End Group
# Begin Group "Resource Files"
# PROP Default_Filter "ico;cur;bmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe"
# End Group
# End Target
# End Project

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.h
0,0 → 1,486
/******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
* File Name : STBLLIB.h
* Author : MCD Application Team
* Version : v2.2.0
* Date : 05/03/2010
* Description : Defines the system memory boot loader protocol interface
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#ifndef STDLIB_H
#define STDLIB_H
#include "StdAfx.h"
#include "../CRs232/rs232.h"
#ifdef STBLLIB_EXPORTS
#define STBLLIB_API __declspec(dllexport)
#else
#define STBLLIB_API __declspec(dllimport)
#endif
const BYTE INIT_CON = 0x7F;
const BYTE GET_CMD = 0x00; //Get the version and the allowed commands supported by the current version of the boot loader
const BYTE GET_VER_ROPS_CMD = 0x01; //Get the BL version and the Read Protection status of the NVM
const BYTE GET_ID_CMD = 0x02; //Get the chip ID
const BYTE SET_SPEED_CMD = 0x03; //set the new baudrate
const BYTE READ_CMD = 0x11; //Read up to 256 bytes of memory starting from an address specified by the user
const BYTE GO_CMD = 0x21; //Jump to an address specified by the user to execute (a loaded) code
const BYTE WRITE_CMD = 0x31; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
const BYTE ERASE_CMD = 0x43; //Erase from one to all the NVM sectors
const BYTE ERASE_EXT_CMD = 0x44; //Erase from one to all the NVM sectors
const BYTE WRITE_PROTECT_CMD = 0x63; //Enable the write protection in a permanent way for some sectors
const BYTE WRITE_TEMP_UNPROTECT_CMD = 0x71; //Disable the write protection in a temporary way for all NVM sectors
const BYTE WRITE_PERM_UNPROTECT_CMD = 0x73; //Disable the write protection in a permanent way for all NVM sectors
const BYTE READOUT_PROTECT_CMD = 0x82; //Enable the readout protection in a permanent way
const BYTE READOUT_TEMP_UNPROTECT_CMD = 0x91; //Disable the readout protection in a temporary way
const BYTE READOUT_PERM_UNPROTECT_CMD = 0x92; //Disable the readout protection in a permanent way
const BYTE SUCCESS = 0x00; // No error
const BYTE ERROR_OFFSET = 0x00; //error offset
const BYTE COM_ERROR_OFFSET = ERROR_OFFSET + 0x00;
const BYTE NO_CON_AVAILABLE = COM_ERROR_OFFSET + 0x01; // No serial port opened
const BYTE COM_ALREADY_OPENED = COM_ERROR_OFFSET + 0x02; // Serial port already opened
const BYTE CANT_OPEN_COM = COM_ERROR_OFFSET + 0x03; // Fail to open serial port
const BYTE SEND_FAIL = COM_ERROR_OFFSET + 0x04; // send over serial port fail
const BYTE READ_FAIL = COM_ERROR_OFFSET + 0x05; // Read from serial port fail
const BYTE SYS_MEM_ERROR_OFFSET = ERROR_OFFSET + 0x10;
const BYTE CANT_INIT_BL = SYS_MEM_ERROR_OFFSET + 0x01; // Fail to start system memory BL
const BYTE UNREOGNIZED_DEVICE = SYS_MEM_ERROR_OFFSET + 0x02; // Unreconized device
const BYTE CMD_NOT_ALLOWED = SYS_MEM_ERROR_OFFSET + 0x03; // Command not allowed
const BYTE CMD_FAIL = SYS_MEM_ERROR_OFFSET + 0x04; // command failed
const BYTE PROGRAM_ERROR_OFFSET = ERROR_OFFSET + 0x20;
const BYTE INPUT_PARAMS_ERROR = PROGRAM_ERROR_OFFSET + 0x01;
const BYTE INPUT_PARAMS_MEMORY_ALLOCATION_ERROR = PROGRAM_ERROR_OFFSET + 0x02;
const BYTE LIB_LOADING_ERROR = PROGRAM_ERROR_OFFSET + 0x03;
enum ACKS {UNDEFINED=0x00, ST75=0x75, ST79=0x79};
enum INTERFACE_TYPE {UART, CAN};
enum EBaudRate { brCustom,br110, br300, br600, br1200, br2400, br4800, br9600, br14400, br19200, br38400,
br56000, br57600, br115200, br128000, br256000 };// Port Numbers ( custom or COM1..COM16 }
enum EPortNumber { pnCustom,pnCOM1, pnCOM2, pnCOM3, pnCOM4, pnCOM5, pnCOM6, pnCOM7,pnCOM8, pnCOM9, pnCOM10,
pnCOM11, pnCOM12, pnCOM13,pnCOM14, pnCOM15, pnCOM16 };// Data bits ( 5, 6, 7, 8 }
enum EDataBits { db5BITS, db6BITS, db7BITS, db8BITS };
// Stop bits ( 1, 1.5, 2 }
enum EStopBits { sb1BITS, sb1HALFBITS, sb2BITS };
// Parity ( None, odd, even, mark, space }
enum EParity { ptNONE, ptODD, ptEVEN, ptMARK, ptSPACE };
// Hardware Flow Control ( None, None + RTS always on, RTS/CTS }
enum EHwFlowControl { hfNONE, hfNONERTSON, hfRTSCTS };
// Software Flow Control ( None, XON/XOFF }
enum ESwFlowControl { sfNONE, sfXONXOFF };
// What to do with incomplete (incoming} packets ( Discard, Pass }
enum EPacketMode { pmDiscard, pmPass };
enum OPERATION {NONE, ERASE, UPLOAD, DNLOAD, DIS_R_PROT, DIS_W_PROT, ENA_R_PROT, ENA_W_PROT};
typedef struct RESULT
{
OPERATION operation;
char* filename;
HANDLE Image;
}* LPRESULT;
typedef struct Commands
{
BOOL GET_CMD ; //Get the version and the allowed commands supported by the current version of the boot loader
BOOL GET_VER_ROPS_CMD ; //Get the BL version and the Read Protection status of the NVM
BOOL GET_ID_CMD ; //Get the chip ID
BOOL SET_SPEED_CMD ; //Change the CAN baudrate
BOOL READ_CMD ; //Read up to 256 bytes of memory starting from an address specified by the user
BOOL GO_CMD ; //Jump to an address specified by the user to execute (a loaded) code
BOOL WRITE_CMD ; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
BOOL ERASE_CMD ; //Erase from one to all the NVM sectors
BOOL ERASE_EXT_CMD ; //Erase from one to all the NVM sectors
BOOL WRITE_PROTECT_CMD ; //Enable the write protection in a permanent way for some sectors
BOOL WRITE_TEMP_UNPROTECT_CMD ; //Disable the write protection in a temporary way for all NVM sectors
BOOL WRITE_PERM_UNPROTECT_CMD ; //Disable the write protection in a permanent way for all NVM sectors
BOOL READOUT_PROTECT_CMD ; //Enable the readout protection in a permanent way
BOOL READOUT_TEMP_UNPROTECT_CMD ; //Disable the readout protection in a temporary way
BOOL READOUT_PERM_UNPROTECT_CMD ; //Disable the readout protection in a permanent way
}* LPCommands;
typedef struct TARGET_DESCRIPTOR
{
BYTE Version ;
BYTE CmdCount ;
BYTE PIDLen ;
BYTE* PID ;
BYTE ROPE ;
BYTE ROPD ;
BOOL GET_CMD ; //Get the version and the allowed commands supported by the current version of the boot loader
BOOL GET_VER_ROPS_CMD ; //Get the BL version and the Read Protection status of the NVM
BOOL GET_ID_CMD ; //Get the chip ID
BOOL SET_SPEED_CMD ;
BOOL READ_CMD ; //Read up to 256 bytes of memory starting from an address specified by the user
BOOL GO_CMD ; //Jump to an address specified by the user to execute (a loaded) code
BOOL WRITE_CMD ; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
BOOL ERASE_CMD ; //Erase from one to all the NVM sectors
BOOL ERASE_EXT_CMD ; //Erase from one to all the NVM sectors
BOOL WRITE_PROTECT_CMD ; //Enable the write protection in a permanent way for some sectors
BOOL WRITE_TEMP_UNPROTECT_CMD ; //Disable the write protection in a temporary way for all NVM sectors
BOOL WRITE_PERM_UNPROTECT_CMD ; //Disable the write protection in a permanent way for all NVM sectors
BOOL READOUT_PERM_PROTECT_CMD ; //Enable the readout protection in a permanent way
BOOL READOUT_TEMP_UNPROTECT_CMD ; //Disable the readout protection in a temporary way
BOOL READOUT_PERM_UNPROTECT_CMD ; //Disable the readout protection in a permanent way
}* LPTARGET_DESCRIPTOR;
typedef struct STBL_Request
{
BYTE _cmd;
DWORD _address;
WORD _length;
BYTE _nbSectors;
LPTARGET_DESCRIPTOR _target;
LPBYTE _data;
WORD _wbSectors;
}* LPSTBL_Request;
extern "C"
{
/************************************************************************************/
/* GET PROGRESS STATE
/*
/*
/************************************************************************************/
STBLLIB_API BYTE GetProgress(LPBYTE progress);
/************************************************************************************/
/* GET ACTIVITY TIME
/*
/*
/************************************************************************************/
STBLLIB_API BYTE GetActivityTime(LPDWORD time);
/************************************************************************************/
/* SET ACTIVITY TIME
/*
/*
/************************************************************************************/
STBLLIB_API BYTE SetActivityTime(DWORD time);
/************************************************************************************/
/* SET COMMUNICATION INTERFACE TYPE
/* UART - CAN - ...
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_SetComIntType(BYTE com_int_type);
/************************************************************************************/
/* GetFlashSize
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetFlashSize(DWORD Addr, LPWORD val);
/************************************************************************************/
/* GetMemoryAddress
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetMemoryAddress(DWORD Addr, LPBYTE val);
/************************************************************************************/
/* GetRDPOptionByte
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetRDPOptionByte(LPBYTE RDP);
/************************************************************************************/
/* GetWRPOptionBytes
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetWRPOptionBytes(LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
/************************************************************************************/
/* Basic function to send a request
/*
/*
/************************************************************************************/
STBLLIB_API BYTE Send_RQ(LPSTBL_Request pRQ);
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STBLLIB_API BYTE SetCOMSettings(int numPort, long speedInBaud, int nbBit,
int parity, float nbStopBit);
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
/*STBLLIB_API BYTE ESetCOMSettings(EPortNumber numPort, EBaudRate speedInBaud, EDataBits nbBit,
EParity parity, EStopBits nbStopBit);*/
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STBLLIB_API BYTE COM_Open();
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STBLLIB_API BYTE COM_Close();
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_SetSpeed(DWORD speed);
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_Init_BL();
/************************************************************************************/
/* 0x00; //Get the version and the allowed commands supported by the current version of the boot loader
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_GET(LPBYTE Version, LPCommands pCmds);
/************************************************************************************/
/* 0x01; //Get the BL version and the Read Protection status of the NVM
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_GET_VER_ROPS(LPBYTE Version, LPBYTE ROPEnabled, LPBYTE ROPDisabled);
/************************************************************************************/
/* 0x02; //Get the chip ID
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_GET_ID(LPBYTE size, LPBYTE pID);
/************************************************************************************/
/* 0x11; //Read up to 256 bytes of memory starting from an address specified by the user
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_READ(DWORD Address, BYTE Size, LPBYTE pData);
/************************************************************************************/
/* 0x21; //Jump to an address specified by the user to execute (a loaded) code
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_GO(DWORD Address);
/************************************************************************************/
/* 0x31; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_WRITE(DWORD address, BYTE size, LPBYTE pData);
/************************************************************************************/
/* 0x43; //Erase from one to all the NVM sectors
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_ERASE(WORD NbSectors, LPBYTE pSectors);
/************************************************************************************/
/* 0x63; //Enable the write protection in a permanent way for some sectors
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_WRITE_PROTECT(BYTE NbSectors, LPBYTE pSectors);
/************************************************************************************/
/* 0x71; //Disable the write protection in a temporary way for all NVM sectors
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_WRITE_TEMP_UNPROTECT();
/************************************************************************************/
/* 0x73; //Disable the write protection in a permanent way for all NVM sectors
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_WRITE_PERM_UNPROTECT();
/************************************************************************************/
/* 0x82; //Enable the readout protection in a permanent way
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_READOUT_PROTECT();
/************************************************************************************/
/* 0x91; //Disable the readout protection in a temporary way
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_READOUT_TEMP_UNPROTECT();
/************************************************************************************/
/* 0x92; //Disable the readout protection in a permanent way
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_READOUT_PERM_UNPROTECT();
/************************************************************************************/
/* UPLOAD
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_UPLOAD(DWORD Address, LPBYTE pData, DWORD Length);
/************************************************************************************/
/* VERIFY
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_VERIFY(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
/************************************************************************************/
/* DNLOAD
/*
/*
/************************************************************************************/
STBLLIB_API BYTE STBL_DNLOAD(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
/************************************************************************************/
/* SET PACKET SIZE
/*
/*
/************************************************************************************/
STBLLIB_API BYTE SetPaketSize(BYTE WORD);
/************************************************************************************/
/* GET PACKET SIZE
/*
/*
/************************************************************************************/
STBLLIB_API BYTE GetPaketSize(LPBYTE size);
/************************************************************************************/
/* GetAckValue
/*
/*
/************************************************************************************/
STBLLIB_API ACKS GetAckValue();
/************************************************************************************/
/* IsConnected
/*
/*
/************************************************************************************/
STBLLIB_API BOOL COM_is_Open();
/************************************************************************************/
/* SetTimeOut
/*
/*
/************************************************************************************/
STBLLIB_API BYTE SetTimeOut(DWORD vms);
/************************************************************************************/
/* GetUserOptionByte
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetUserOptionByte(LPBYTE User);
/************************************************************************************/
/* GetDataOptionByte
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetDataOptionByte(LPBYTE Data0, LPBYTE Data1);
/************************************************************************************/
/* SetSIFData
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_SetSIFData(BYTE User, BYTE RDP, BYTE Data0, BYTE Data1,
BYTE WRP0, BYTE WRP1, BYTE WRP2, BYTE WRP3);
/************************************************************************************/
/* GetSIFData
/*
/*
/************************************************************************************/
STBLLIB_API BYTE TARGET_GetSIFData(LPBYTE User, LPBYTE RDP, LPBYTE Data0, LPBYTE Data1,
LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
/************************************************************************************/
/* Set Rts Line State
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_SetRts(BOOL Val);
/************************************************************************************/
/* Set Dtr Line State
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_SetDtr(BOOL Val);
/************************************************************************************/
/* Set the state of TXD. Return: true if success.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_setTxd(BOOL val);
/************************************************************************************/
/* Return: The state of CTS.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getCts(BOOL* pval);
/************************************************************************************/
/* Return: The state of DTR.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getDtr(BOOL* pval);
/************************************************************************************/
/* Return: The state of RI.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getRi(BOOL* pval);
/************************************************************************************/
/* Return: The state of DTR.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STBLLIB_API BYTE STBL_getCd(BOOL* pval);
/************************************************************************************/
/* Set Echo back Mode
/* 0 = Echo Disabled
/* 1 = Echo Back Enabled
/* 2 = Listen Echo Enabled
/************************************************************************************/
STBLLIB_API BYTE STBL_SetEcho(int val);
/************************************************************************************/
/* SetFlowControl : Enable/Disable Flow Control of DTR and RTS
/* FALSE = Disabled
/* TRUE = Enabled
/************************************************************************************/
STBLLIB_API BYTE STBL_SetFlowControl(bool val);
}
#endif
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.rc
0,0 → 1,109
//Microsoft Developer Studio generated resource script.
//
#include "resource.h"
#define APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 2 resource.
//
#include "afxres.h"
/////////////////////////////////////////////////////////////////////////////
#undef APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
// English (U.S.) resources
#if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
#ifdef _WIN32
LANGUAGE LANG_ENGLISH, SUBLANG_ENGLISH_US
#pragma code_page(1252)
#endif //_WIN32
#ifndef _MAC
/////////////////////////////////////////////////////////////////////////////
//
// Version
//
VS_VERSION_INFO VERSIONINFO
FILEVERSION 2,2,0,0
PRODUCTVERSION 2,2,0,0
FILEFLAGSMASK 0x3fL
#ifdef _DEBUG
FILEFLAGS 0x1L
#else
FILEFLAGS 0x0L
#endif
FILEOS 0x40004L
FILETYPE 0x2L
FILESUBTYPE 0x0L
BEGIN
BLOCK "StringFileInfo"
BEGIN
BLOCK "040904b0"
BEGIN
VALUE "Comments", "\0"
VALUE "CompanyName", "STMicroelectronics\0"
VALUE "FileDescription", "Flash Loader protocol Virtual APIs\0"
VALUE "FileVersion", "2, 2, 0, 0\0"
VALUE "InternalName", "STBLLIB\0"
VALUE "LegalCopyright", "Copyright © 2010\0"
VALUE "LegalTrademarks", "\0"
VALUE "OriginalFilename", "STBLLIB.dll\0"
VALUE "PrivateBuild", "\0"
VALUE "ProductName", "STMicroelectronics STBLLIB\0"
VALUE "ProductVersion", "2, 2, 0, 0\0"
VALUE "SpecialBuild", "\0"
END
END
BLOCK "VarFileInfo"
BEGIN
VALUE "Translation", 0x409, 1200
END
END
#endif // !_MAC
#ifdef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//
// TEXTINCLUDE
//
1 TEXTINCLUDE DISCARDABLE
BEGIN
"resource.h\0"
END
2 TEXTINCLUDE DISCARDABLE
BEGIN
"#include ""afxres.h""\r\n"
"\0"
END
3 TEXTINCLUDE DISCARDABLE
BEGIN
"\r\n"
"\0"
END
#endif // APSTUDIO_INVOKED
#endif // English (U.S.) resources
/////////////////////////////////////////////////////////////////////////////
#ifndef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 3 resource.
//
/////////////////////////////////////////////////////////////////////////////
#endif // not APSTUDIO_INVOKED

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.vcproj
0,0 → 1,284
<?xml version="1.0" encoding="Windows-1252"?>
<VisualStudioProject
ProjectType="Visual C++"
Version="8.00"
Name="STBLLIB"
ProjectGUID="{F9F56A1E-4355-4CC9-92E9-5815BDC57534}"
RootNamespace="STBLLIB"
Keyword="MFCProj"
>
<Platforms>
<Platform
Name="Win32"
/>
</Platforms>
<ToolFiles>
</ToolFiles>
<Configurations>
<Configuration
Name="Release|Win32"
OutputDirectory=".\Release"
IntermediateDirectory=".\Release"
ConfigurationType="2"
InheritedPropertySheets="$(VCInstallDir)VCProjectDefaults\UpgradeFromVC60.vsprops"
UseOfMFC="0"
ATLMinimizesCRunTimeLibraryUsage="false"
CharacterSet="2"
>
<Tool
Name="VCPreBuildEventTool"
/>
<Tool
Name="VCCustomBuildTool"
/>
<Tool
Name="VCXMLDataGeneratorTool"
/>
<Tool
Name="VCWebServiceProxyGeneratorTool"
/>
<Tool
Name="VCMIDLTool"
PreprocessorDefinitions="NDEBUG"
MkTypLibCompatible="true"
SuppressStartupBanner="true"
TargetEnvironment="1"
TypeLibraryName=".\Release/STBLLIB.tlb"
HeaderFileName=""
/>
<Tool
Name="VCCLCompilerTool"
Optimization="2"
InlineFunctionExpansion="1"
PreprocessorDefinitions="WIN32;NDEBUG;_WINDOWS;_USRDLL;STBLLIB_EXPORTS"
StringPooling="true"
RuntimeLibrary="0"
EnableFunctionLevelLinking="true"
PrecompiledHeaderFile=".\Release/STBLLIB.pch"
AssemblerListingLocation=".\Release/"
ObjectFile=".\Release/"
ProgramDataBaseFileName=".\Release/"
WarningLevel="3"
SuppressStartupBanner="true"
/>
<Tool
Name="VCManagedResourceCompilerTool"
/>
<Tool
Name="VCResourceCompilerTool"
PreprocessorDefinitions="NDEBUG"
Culture="1033"
/>
<Tool
Name="VCPreLinkEventTool"
/>
<Tool
Name="VCLinkerTool"
OutputFile="..\BIN\Release\STBLLIB.dll"
LinkIncremental="1"
SuppressStartupBanner="true"
ProgramDatabaseFile=".\Release/STBLLIB.pdb"
ImportLibrary=".\Release/STBLLIB.lib"
TargetMachine="1"
/>
<Tool
Name="VCALinkTool"
/>
<Tool
Name="VCManifestTool"
/>
<Tool
Name="VCXDCMakeTool"
/>
<Tool
Name="VCBscMakeTool"
SuppressStartupBanner="true"
OutputFile=".\Release/STBLLIB.bsc"
/>
<Tool
Name="VCFxCopTool"
/>
<Tool
Name="VCAppVerifierTool"
/>
<Tool
Name="VCWebDeploymentTool"
/>
<Tool
Name="VCPostBuildEventTool"
/>
</Configuration>
<Configuration
Name="Debug|Win32"
OutputDirectory=".\Debug"
IntermediateDirectory=".\Debug"
ConfigurationType="2"
InheritedPropertySheets="$(VCInstallDir)VCProjectDefaults\UpgradeFromVC60.vsprops"
UseOfMFC="1"
ATLMinimizesCRunTimeLibraryUsage="false"
CharacterSet="2"
>
<Tool
Name="VCPreBuildEventTool"
/>
<Tool
Name="VCCustomBuildTool"
/>
<Tool
Name="VCXMLDataGeneratorTool"
/>
<Tool
Name="VCWebServiceProxyGeneratorTool"
/>
<Tool
Name="VCMIDLTool"
PreprocessorDefinitions="_DEBUG"
MkTypLibCompatible="true"
SuppressStartupBanner="true"
TargetEnvironment="1"
TypeLibraryName=".\Debug/STBLLIB.tlb"
HeaderFileName=""
/>
<Tool
Name="VCCLCompilerTool"
Optimization="0"
PreprocessorDefinitions="WIN32;_DEBUG;_WINDOWS;_USRDLL;STBLLIB_EXPORTS"
MinimalRebuild="true"
BasicRuntimeChecks="3"
RuntimeLibrary="1"
PrecompiledHeaderFile=".\Debug/STBLLIB.pch"
AssemblerListingLocation=".\Debug/"
ObjectFile=".\Debug/"
ProgramDataBaseFileName=".\Debug/"
BrowseInformation="1"
WarningLevel="3"
SuppressStartupBanner="true"
DebugInformationFormat="4"
/>
<Tool
Name="VCManagedResourceCompilerTool"
/>
<Tool
Name="VCResourceCompilerTool"
PreprocessorDefinitions="_DEBUG"
Culture="1033"
/>
<Tool
Name="VCPreLinkEventTool"
/>
<Tool
Name="VCLinkerTool"
OutputFile="..\BIN\Debug\STBLLIB.dll"
LinkIncremental="2"
SuppressStartupBanner="true"
GenerateDebugInformation="true"
ProgramDatabaseFile=".\Debug/STBLLIB.pdb"
ImportLibrary=".\Debug/STBLLIB.lib"
TargetMachine="1"
/>
<Tool
Name="VCALinkTool"
/>
<Tool
Name="VCManifestTool"
/>
<Tool
Name="VCXDCMakeTool"
/>
<Tool
Name="VCBscMakeTool"
SuppressStartupBanner="true"
OutputFile=".\Debug/STBLLIB.bsc"
/>
<Tool
Name="VCFxCopTool"
/>
<Tool
Name="VCAppVerifierTool"
/>
<Tool
Name="VCWebDeploymentTool"
/>
<Tool
Name="VCPostBuildEventTool"
/>
</Configuration>
</Configurations>
<References>
</References>
<Files>
<Filter
Name="Source Files"
Filter="cpp;c;cxx;rc;def;r;odl;idl;hpj;bat"
>
<File
RelativePath="..\Crs232\rs232.cpp"
>
<FileConfiguration
Name="Release|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
/>
</FileConfiguration>
<FileConfiguration
Name="Debug|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
/>
</FileConfiguration>
</File>
<File
RelativePath="STBLLIB.cpp"
>
<FileConfiguration
Name="Release|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
/>
</FileConfiguration>
<FileConfiguration
Name="Debug|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
/>
</FileConfiguration>
</File>
<File
RelativePath=".\STBLLIB.rc"
>
</File>
</Filter>
<Filter
Name="Header Files"
Filter="h;hpp;hxx;hm;inl"
>
<File
RelativePath="..\Crs232\rs232.h"
>
</File>
<File
RelativePath="STBLLIB.h"
>
</File>
<File
RelativePath="StdAfx.h"
>
</File>
</Filter>
<Filter
Name="Resource Files"
Filter="ico;cur;bmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe"
>
</Filter>
</Files>
<Globals>
</Globals>
</VisualStudioProject>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.vcxproj
0,0 → 1,152
<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="4.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
<ItemGroup Label="ProjectConfigurations">
<ProjectConfiguration Include="Debug|Win32">
<Configuration>Debug</Configuration>
<Platform>Win32</Platform>
</ProjectConfiguration>
<ProjectConfiguration Include="Release|Win32">
<Configuration>Release</Configuration>
<Platform>Win32</Platform>
</ProjectConfiguration>
</ItemGroup>
<PropertyGroup Label="Globals">
<SccProjectName>
</SccProjectName>
<SccLocalPath>
</SccLocalPath>
<Keyword>MFCProj</Keyword>
</PropertyGroup>
<Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
<ConfigurationType>DynamicLibrary</ConfigurationType>
<UseOfMfc>Static</UseOfMfc>
<CharacterSet>MultiByte</CharacterSet>
</PropertyGroup>
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
<ConfigurationType>DynamicLibrary</ConfigurationType>
<UseOfMfc>Static</UseOfMfc>
<CharacterSet>MultiByte</CharacterSet>
</PropertyGroup>
<Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
<ImportGroup Label="ExtensionSettings">
</ImportGroup>
<ImportGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="PropertySheets">
<Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
<Import Project="$(VCTargetsPath)Microsoft.Cpp.UpgradeFromVC60.props" />
</ImportGroup>
<ImportGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="PropertySheets">
<Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
<Import Project="$(VCTargetsPath)Microsoft.Cpp.UpgradeFromVC60.props" />
</ImportGroup>
<PropertyGroup Label="UserMacros" />
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
<OutDir>.\Release\</OutDir>
<IntDir>.\Release\</IntDir>
<LinkIncremental>false</LinkIncremental>
</PropertyGroup>
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
<OutDir>.\Debug\</OutDir>
<IntDir>.\Debug\</IntDir>
<LinkIncremental>true</LinkIncremental>
</PropertyGroup>
<ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
<ClCompile>
<RuntimeLibrary>MultiThreaded</RuntimeLibrary>
<InlineFunctionExpansion>OnlyExplicitInline</InlineFunctionExpansion>
<StringPooling>true</StringPooling>
<FunctionLevelLinking>true</FunctionLevelLinking>
<Optimization>MaxSpeed</Optimization>
<SuppressStartupBanner>true</SuppressStartupBanner>
<WarningLevel>Level3</WarningLevel>
<PreprocessorDefinitions>WIN32;NDEBUG;_WINDOWS;_USRDLL;STBLLIB_EXPORTS;_WINDLL;%(PreprocessorDefinitions)</PreprocessorDefinitions>
<AssemblerListingLocation>.\Release\</AssemblerListingLocation>
<PrecompiledHeaderOutputFile>.\Release\STBLLIB.pch</PrecompiledHeaderOutputFile>
<PrecompiledHeader>
</PrecompiledHeader>
<ObjectFileName>.\Release\</ObjectFileName>
<ProgramDataBaseFileName>.\Release\</ProgramDataBaseFileName>
</ClCompile>
<Midl>
<SuppressStartupBanner>true</SuppressStartupBanner>
<PreprocessorDefinitions>NDEBUG;%(PreprocessorDefinitions)</PreprocessorDefinitions>
<TypeLibraryName>.\Release\STBLLIB.tlb</TypeLibraryName>
<MkTypLibCompatible>true</MkTypLibCompatible>
<TargetEnvironment>Win32</TargetEnvironment>
</Midl>
<ResourceCompile>
<Culture>0x0409</Culture>
<PreprocessorDefinitions>NDEBUG;%(PreprocessorDefinitions)</PreprocessorDefinitions>
</ResourceCompile>
<Bscmake>
<SuppressStartupBanner>true</SuppressStartupBanner>
<OutputFile>.\Release\STBLLIB.bsc</OutputFile>
</Bscmake>
<Link>
<SuppressStartupBanner>true</SuppressStartupBanner>
<LinkDLL>true</LinkDLL>
<SubSystem>Console</SubSystem>
<OutputFile>..\BIN\Release\STBLLIB.dll</OutputFile>
<ImportLibrary>.\Release\STBLLIB.lib</ImportLibrary>
</Link>
</ItemDefinitionGroup>
<ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
<ClCompile>
<RuntimeLibrary>MultiThreadedDebug</RuntimeLibrary>
<InlineFunctionExpansion>Default</InlineFunctionExpansion>
<FunctionLevelLinking>false</FunctionLevelLinking>
<Optimization>Disabled</Optimization>
<SuppressStartupBanner>true</SuppressStartupBanner>
<WarningLevel>Level3</WarningLevel>
<MinimalRebuild>true</MinimalRebuild>
<DebugInformationFormat>EditAndContinue</DebugInformationFormat>
<PreprocessorDefinitions>WIN32;_DEBUG;_WINDOWS;_USRDLL;STBLLIB_EXPORTS;_WINDLL;%(PreprocessorDefinitions)</PreprocessorDefinitions>
<AssemblerListingLocation>.\Debug\</AssemblerListingLocation>
<BrowseInformation>true</BrowseInformation>
<PrecompiledHeaderOutputFile>.\Debug\STBLLIB.pch</PrecompiledHeaderOutputFile>
<PrecompiledHeader>
</PrecompiledHeader>
<ObjectFileName>.\Debug\</ObjectFileName>
<ProgramDataBaseFileName>.\Debug\</ProgramDataBaseFileName>
<BasicRuntimeChecks>EnableFastChecks</BasicRuntimeChecks>
</ClCompile>
<Midl>
<SuppressStartupBanner>true</SuppressStartupBanner>
<PreprocessorDefinitions>_DEBUG;%(PreprocessorDefinitions)</PreprocessorDefinitions>
<TypeLibraryName>.\Debug\STBLLIB.tlb</TypeLibraryName>
<MkTypLibCompatible>true</MkTypLibCompatible>
<TargetEnvironment>Win32</TargetEnvironment>
</Midl>
<ResourceCompile>
<Culture>0x0409</Culture>
<PreprocessorDefinitions>_DEBUG;%(PreprocessorDefinitions)</PreprocessorDefinitions>
</ResourceCompile>
<Bscmake>
<SuppressStartupBanner>true</SuppressStartupBanner>
<OutputFile>.\Debug\STBLLIB.bsc</OutputFile>
</Bscmake>
<Link>
<SuppressStartupBanner>true</SuppressStartupBanner>
<LinkDLL>true</LinkDLL>
<GenerateDebugInformation>true</GenerateDebugInformation>
<SubSystem>Console</SubSystem>
<OutputFile>..\BIN\Debug\STBLLIB.dll</OutputFile>
<ImportLibrary>.\Debug\STBLLIB.lib</ImportLibrary>
</Link>
</ItemDefinitionGroup>
<ItemGroup>
<ClCompile Include="..\Crs232\rs232.cpp" />
<ClCompile Include="STBLLIB.cpp" />
</ItemGroup>
<ItemGroup>
<ResourceCompile Include="STBLLIB.rc" />
</ItemGroup>
<ItemGroup>
<ClInclude Include="..\Crs232\rs232.h" />
<ClInclude Include="STBLLIB.h" />
<ClInclude Include="StdAfx.h" />
</ItemGroup>
<Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
<ImportGroup Label="ExtensionTargets">
</ImportGroup>
</Project>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.vcxproj.filters
0,0 → 1,41
<?xml version="1.0" encoding="utf-8"?>
<Project ToolsVersion="4.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
<ItemGroup>
<Filter Include="Source Files">
<UniqueIdentifier>{f02c9ef7-81f7-4a3c-bba5-cbd8a7793ff7}</UniqueIdentifier>
<Extensions>cpp;c;cxx;rc;def;r;odl;idl;hpj;bat</Extensions>
</Filter>
<Filter Include="Header Files">
<UniqueIdentifier>{5fa88289-9f8f-49f7-a8e6-bd8c704b257d}</UniqueIdentifier>
<Extensions>h;hpp;hxx;hm;inl</Extensions>
</Filter>
<Filter Include="Resource Files">
<UniqueIdentifier>{2186d3c8-01e7-4b41-9322-45da004618c8}</UniqueIdentifier>
<Extensions>ico;cur;bmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe</Extensions>
</Filter>
</ItemGroup>
<ItemGroup>
<ClCompile Include="..\Crs232\rs232.cpp">
<Filter>Source Files</Filter>
</ClCompile>
<ClCompile Include="STBLLIB.cpp">
<Filter>Source Files</Filter>
</ClCompile>
</ItemGroup>
<ItemGroup>
<ResourceCompile Include="STBLLIB.rc">
<Filter>Source Files</Filter>
</ResourceCompile>
</ItemGroup>
<ItemGroup>
<ClInclude Include="..\Crs232\rs232.h">
<Filter>Header Files</Filter>
</ClInclude>
<ClInclude Include="STBLLIB.h">
<Filter>Header Files</Filter>
</ClInclude>
<ClInclude Include="StdAfx.h">
<Filter>Header Files</Filter>
</ClInclude>
</ItemGroup>
</Project>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/STBLLIB.vcxproj.user
0,0 → 1,3
<?xml version="1.0" encoding="utf-8"?>
<Project ToolsVersion="4.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
</Project>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/StdAfx.cpp
0,0 → 1,10
// stdafx.cpp : source file that includes just the standard includes
// STBLLIB.pch will be the pre-compiled header
// stdafx.obj will contain the pre-compiled type information
#include "stdafx.h"
// TODO: reference any additional headers you need in STDAFX.H
// and not in this file

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/StdAfx.h
0,0 → 1,23
#if !defined(AFX_STDAFX_H__5756AFC7_1A09_4C0E_B6E8_BA86A975A687__INCLUDED_)
#define AFX_STDAFX_H__5756AFC7_1A09_4C0E_B6E8_BA86A975A687__INCLUDED_
#if _MSC_VER > 1000
#pragma once
#endif // _MSC_VER > 1000
// Insert your headers here
#define WIN32_LEAN_AND_MEAN // Exclude rarely-used stuff from Windows headers
#include <windows.h>
//#include "../Files/Files.h"
// TODO: reference additional headers your program requires here
//{{AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations immediately before the previous line.
#endif // !defined(AFX_STDAFX_H__5756AFC7_1A09_4C0E_B6E8_BA86A975A687__INCLUDED_)

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STBLLIB/resource.h
0,0 → 1,15
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
// Used by STBLLIB.rc
//
// Next default values for new objects
//
#ifdef APSTUDIO_INVOKED
#ifndef APSTUDIO_READONLY_SYMBOLS
#define _APS_NEXT_RESOURCE_VALUE 101
#define _APS_NEXT_COMMAND_VALUE 40001
#define _APS_NEXT_CONTROL_VALUE 1000
#define _APS_NEXT_SYMED_VALUE 101
#endif
#endif

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/Ini.cpp
0,0 → 1,1064
/////////////////////////////////////////////////////////////////////////////////
// Cini Class Implementation
/////////////////////////////////////////////////////////////////////////////////
#include "stdafx.h" // include if you got "fatal error C1010: unexpected end of file..."
#include "Ini.h"
#include <string.h>
#include <stdio.h>
#include <assert.h>
#define DEF_PROFILE_NUM_LEN 64 // numeric string length, could be quite long for binary format
#define DEF_PROFILE_THRESHOLD 512 // temporary string length
#define DEF_PROFILE_DELIMITER _T(",") // default string delimiter
#define DEF_PROFILE_TESTSTRING _T("{63788286-AE30-4D6B-95DF-3B451C1C79F9}") // Uuid for internal use
// struct used to be passed to __KeyPairProc as a LPVOID parameter
struct STR_LIMIT
{
LPTSTR lpTarget;
DWORD dwRemain;
DWORD dwTotalCopied;
};
/////////////////////////////////////////////////////////////////////////////////
// Constructors & Destructor
/////////////////////////////////////////////////////////////////////////////////
CIni::CIni()
{
m_pszPathName = NULL;
}
CIni::CIni(LPCTSTR lpPathName)
{
m_pszPathName = NULL;
SetPathName(lpPathName);
}
CIni::~CIni()
{
if (m_pszPathName != NULL)
delete [] m_pszPathName;
}
/////////////////////////////////////////////////////////////////////////////////
// Ini File Path Access
/////////////////////////////////////////////////////////////////////////////////
// Assign ini file path name
void CIni::SetPathName(LPCTSTR lpPathName)
{
if (lpPathName == NULL)
{
if (m_pszPathName != NULL)
*m_pszPathName = _T('\0');
}
else
{
if (m_pszPathName != NULL)
delete [] m_pszPathName;
m_pszPathName = _tcsdup(lpPathName);
}
}
// Retrieve ini file path name
DWORD CIni::GetPathName(LPTSTR lpBuffer, DWORD dwBufSize) const
{
*lpBuffer = _T('\0');
DWORD dwLen = 0;
if (lpBuffer != NULL)
{
_tcsncpy(lpBuffer, m_pszPathName, dwBufSize);
dwLen = _tcslen(lpBuffer);
}
else
{
// just calculate the required buffer size
dwLen = _tcslen(m_pszPathName);
}
return dwLen;
}
#ifdef __AFXWIN_H__
CString CIni::GetPathName() const
{
return CString(m_pszPathName);
}
#endif
/////////////////////////////////////////////////////////////////////////////////
// Raw String Access
/////////////////////////////////////////////////////////////////////////////////
// Get a profile string value, if the buffer size is not large enough, the result
// may be truncated.
DWORD CIni::GetString(LPCTSTR lpSection, LPCTSTR lpKey, LPTSTR lpBuffer, DWORD dwBufSize, LPCTSTR lpDefault) const
{
if (lpBuffer != NULL)
*lpBuffer = _T('\0');
LPTSTR psz = __GetStringDynamic(lpSection, lpKey, lpDefault);
DWORD dwLen = _tcslen(psz);
if (lpBuffer != NULL)
{
_tcsncpy(lpBuffer, psz, dwBufSize);
dwLen = min(dwLen, dwBufSize);
}
delete [] psz;
return dwLen;
}
#ifdef __AFXWIN_H__
CString CIni::GetString(LPCTSTR lpSection, LPCTSTR lpKey, LPCTSTR lpDefault) const
{
LPTSTR psz = __GetStringDynamic(lpSection, lpKey, lpDefault);
CString str(psz);
delete [] psz;
return str;
}
#endif
// Write a string value to the ini file
BOOL CIni::WriteString(LPCTSTR lpSection, LPCTSTR lpKey, LPCTSTR lpValue) const
{
if (lpSection == NULL || lpKey == NULL)
return FALSE;
return ::WritePrivateProfileString(lpSection, lpKey, lpValue == NULL ? _T("") : lpValue, m_pszPathName);
}
// Read a string value from the ini file, append another string after it and then write it
// back to the ini file
BOOL CIni::AppendString(LPCTSTR lpSection, LPCTSTR lpKey, LPCTSTR lpString) const
{
if (lpString == NULL)
return FALSE;
TCHAR* psz = __GetStringDynamic(lpSection, lpKey);
TCHAR* pNewString = new TCHAR[_tcslen(psz) + _tcslen(lpString) + 1];
_stprintf(pNewString, _T("%s%s"), psz, lpString);
const BOOL RES = WriteString(lpSection, lpKey, pNewString);
delete [] pNewString;
delete [] psz;
return RES;
}
/////////////////////////////////////////////////////////////////////////////////
// Ini File String Array Access
/////////////////////////////////////////////////////////////////////////////////
// Get an array of string
DWORD CIni::GetArray(LPCTSTR lpSection, LPCTSTR lpKey, LPTSTR lpBuffer, DWORD dwBufSize, LPCTSTR lpDelimiter, BOOL bTrimString) const
{
if (lpBuffer != NULL)
*lpBuffer = _T('\0');
if (lpSection == NULL || lpKey == NULL)
return 0;
LPTSTR psz = __GetStringDynamic(lpSection, lpKey);
DWORD dwCopied = 0;
if (*psz != _T('\0'))
{
if (lpBuffer == NULL)
{
// just calculate the required buffer size
const DWORD MAX_LEN = _tcslen(psz) + 2;
LPTSTR p = new TCHAR[MAX_LEN + 1];
dwCopied = __StringSplit(psz, p, MAX_LEN, lpDelimiter, bTrimString);
delete [] p;
}
else
{
dwCopied = __StringSplit(psz, lpBuffer, dwBufSize, lpDelimiter, bTrimString);
}
}
delete [] psz;
return dwCopied;
}
#ifdef __AFXWIN_H__
void CIni::GetArray(LPCTSTR lpSection, LPCTSTR lpKey, CStringArray *pArray, LPCTSTR lpDelimiter, BOOL bTrimString) const
{
if (pArray != NULL)
pArray->RemoveAll();
const DWORD LEN = GetArray(lpSection, lpKey, NULL, 0, lpDelimiter);
if (LEN == 0)
return;
LPTSTR psz = new TCHAR[LEN + 3];
GetArray(lpSection, lpKey, psz, LEN + 2, lpDelimiter);
ParseDNTString(psz, __SubStrAdd, (LPVOID)pArray);
delete [] psz;
}
#endif
#ifdef __AFXWIN_H__
BOOL CIni::WriteArray(LPCTSTR lpSection, LPCTSTR lpKey, const CStringArray *pArray, int nWriteCount, LPCTSTR lpDelimiter) const
{
if (pArray == NULL)
return FALSE;
if (nWriteCount < 0)
nWriteCount = pArray->GetSize();
else
nWriteCount = min(nWriteCount, pArray->GetSize());
const CString DELIMITER = (lpDelimiter == NULL || *lpDelimiter == _T('\0')) ? _T(",") : lpDelimiter;
CString sLine;
for (int i = 0; i < nWriteCount; i++)
{
sLine += pArray->GetAt(i);
if (i != nWriteCount - 1)
sLine += DELIMITER;
}
return WriteString(lpSection, lpKey, sLine);
}
#endif
/////////////////////////////////////////////////////////////////////////////////
// Primitive Data Type Access
/////////////////////////////////////////////////////////////////////////////////
// Get a signed integral value
int CIni::GetInt(LPCTSTR lpSection, LPCTSTR lpKey, int nDefault, int nBase) const
{
TCHAR sz[DEF_PROFILE_NUM_LEN + 1] = _T("");
GetString(lpSection, lpKey, sz, DEF_PROFILE_NUM_LEN);
return *sz == _T('\0') ? nDefault : int(_tcstoul(sz, NULL, __ValidateBase(nBase)));
}
// Get an unsigned integral value
UINT CIni::GetUInt(LPCTSTR lpSection, LPCTSTR lpKey, UINT nDefault, int nBase) const
{
TCHAR sz[DEF_PROFILE_NUM_LEN + 1] = _T("");
GetString(lpSection, lpKey, sz, DEF_PROFILE_NUM_LEN);
return *sz == _T('\0') ? nDefault : UINT(_tcstoul(sz, NULL, __ValidateBase(nBase)));
}
// Get a boolean value
BOOL CIni::GetBool(LPCTSTR lpSection, LPCTSTR lpKey, BOOL bDefault) const
{
TCHAR sz[DEF_PROFILE_NUM_LEN + 1] = _T("");
GetString(lpSection, lpKey, sz, DEF_PROFILE_NUM_LEN);
return StringToBool(sz, bDefault);
}
// Get a double floating value
double CIni::GetDouble(LPCTSTR lpSection, LPCTSTR lpKey, double fDefault) const
{
TCHAR sz[DEF_PROFILE_NUM_LEN + 1] = _T("");
GetString(lpSection, lpKey, sz, DEF_PROFILE_NUM_LEN);
return *sz == _T('\0') ? fDefault : _tcstod(sz, NULL);
}
// Write a signed integral value to the ini file
BOOL CIni::WriteInt(LPCTSTR lpSection, LPCTSTR lpKey, int nValue, int nBase) const
{
TCHAR szValue[DEF_PROFILE_NUM_LEN + 1] = _T("");
__IntToString(nValue, szValue, nBase);
return WriteString(lpSection, lpKey, szValue);
}
// Write an unsigned value to the ini file
BOOL CIni::WriteUInt(LPCTSTR lpSection, LPCTSTR lpKey, UINT nValue, int nBase) const
{
TCHAR szValue[DEF_PROFILE_NUM_LEN + 1] = _T("");
__UIntToString(nValue, szValue, nBase);
return WriteString(lpSection, lpKey, szValue);
}
// Write a double floating value to the ini file
BOOL CIni::WriteDouble(LPCTSTR lpSection, LPCTSTR lpKey, double fValue, int nPrecision) const
{
TCHAR szFmt[16] = _T("%f");
if (nPrecision > 0)
_stprintf(szFmt, _T("%%.%df"), nPrecision);
TCHAR szValue[DEF_PROFILE_NUM_LEN + 1] = _T("");
_stprintf(szValue, szFmt, fValue);
return WriteString(lpSection, lpKey, szValue);
}
// Read a double value from the ini file, increase it then write it back
BOOL CIni::IncreaseDouble(LPCTSTR lpSection, LPCTSTR lpKey, double fIncrease, int nPrecision) const
{
double f = GetDouble(lpSection, lpKey, 0.0);
f += fIncrease;
return WriteDouble(lpSection, lpKey, f, nPrecision);
}
// Write a boolean value to the ini file
BOOL CIni::WriteBool(LPCTSTR lpSection, LPCTSTR lpKey, BOOL bValue) const
{
return WriteInt(lpSection, lpKey, bValue ? 1 : 0, BASE_DECIMAL);
}
// Read a boolean value from the ini file, invert it(true becomes false, false becomes true),
// then write it back
BOOL CIni::InvertBool(LPCTSTR lpSection, LPCTSTR lpKey) const
{
return WriteBool(lpSection, lpKey, !GetBool(lpSection, lpKey, FALSE));
}
// Read a int from the ini file, increase it and then write it back to the ini file
BOOL CIni::IncreaseInt(LPCTSTR lpSection, LPCTSTR lpKey, int nIncrease, int nBase) const
{
int nVal = GetInt(lpSection, lpKey, 0, nBase);
nVal += nIncrease;
return WriteInt(lpSection, lpKey, nVal, nBase);
}
// Read an UINT from the ini file, increase it and then write it back to the ini file
BOOL CIni::IncreaseUInt(LPCTSTR lpSection, LPCTSTR lpKey, UINT nIncrease, int nBase) const
{
UINT nVal = GetUInt(lpSection, lpKey, 0, nBase);
nVal += nIncrease;
return WriteUInt(lpSection, lpKey, nVal, nBase);
}
TCHAR CIni::GetChar(LPCTSTR lpSection, LPCTSTR lpKey, TCHAR cDefault) const
{
TCHAR sz[2] = _T("");
GetString(lpSection, lpKey, sz, 1);
return *sz == _T('\0') ? cDefault : sz[0];
}
BOOL CIni::WriteChar(LPCTSTR lpSection, LPCTSTR lpKey, TCHAR c) const
{
TCHAR sz[2] = { c, _T('\0') };
return WriteString(lpSection, lpKey, sz);
}
/////////////////////////////////////////////////////////////////////////////////
// User-Defined Data Type Access
/////////////////////////////////////////////////////////////////////////////////
// Get a block of raw data from the ini file
DWORD CIni::GetDataBlock(LPCTSTR lpSection, LPCTSTR lpKey, LPVOID lpBuffer, DWORD dwBufSize, DWORD dwOffset) const
{
LPTSTR psz = __GetStringDynamic(lpSection, lpKey);
DWORD dwLen = _tcslen(psz) / 2;
if (dwLen <= dwOffset)
{
delete [] psz;
return 0;
}
// verify psz, must be all in hex format
for (int i = 0; psz[i] != _T('\0'); i++)
{
TCHAR c = psz[i];
if ((c >= _T('0') && c <= _T('9'))
|| (c >= _T('a') && c <= _T('f'))
|| (c >= _T('A') && c <= _T('F')))
{
// valid
}
else
{
delete [] psz;
return 0;
}
}
DWORD dwProcLen = 0;
LPBYTE lpb = (LPBYTE)lpBuffer;
if (lpb != NULL)
{
dwProcLen = min(dwLen - dwOffset, dwBufSize);
LPCTSTR p = &psz[dwOffset * 2];
for (DWORD i = 0; i < dwProcLen; i++)
{
TCHAR sz[3] = _T("");
_tcsncpy(sz, p, 2);
lpb[i] = BYTE(_tcstoul(sz, NULL, 16));
p = &p[2];
}
}
else
{
dwProcLen = dwLen - dwOffset;
}
delete [] psz;
return dwProcLen;
}
// Write a block of raw data to the ini file
BOOL CIni::WriteDataBlock(LPCTSTR lpSection, LPCTSTR lpKey, LPCVOID lpData, DWORD dwDataSize) const
{
const BYTE* lpb = (const BYTE*)lpData;
if (lpb == NULL)
return FALSE;
LPTSTR psz = new TCHAR[dwDataSize * 2 + 1];
for (DWORD i = 0, j = 0; i < dwDataSize; i++, j += 2)
_stprintf(&psz[j], _T("%02X"), lpb[i]);
const BOOL RES = WriteString(lpSection, lpKey, psz);
delete [] psz;
return RES;
}
// Append a block of raw data to a specified key in the ini file
BOOL CIni::AppendDataBlock(LPCTSTR lpSection, LPCTSTR lpKey, LPCVOID lpData, DWORD dwDataSize) const
{
const BYTE* lpb = (const BYTE*)lpData;
if (lpb == NULL)
return FALSE;
LPTSTR psz = new TCHAR[dwDataSize * 2 + 1];
for (DWORD i = 0, j = 0; i < dwDataSize; i++, j += 2)
_stprintf(&psz[j], _T("%02X"), lpb[i]);
const BOOL RES = AppendString(lpSection, lpKey, psz);
delete [] psz;
return RES;
}
// Get a POINT value
POINT CIni::GetPoint(LPCTSTR lpSection, LPCTSTR lpKey, POINT ptDefault) const
{
POINT pt;
if (GetDataBlock(lpSection, lpKey, &pt, sizeof(POINT)) != sizeof(POINT))
pt = ptDefault;
return pt;
}
// Get a RECT value
RECT CIni::GetRect(LPCTSTR lpSection, LPCTSTR lpKey, RECT rcDefault) const
{
RECT rc;
if (GetDataBlock(lpSection, lpKey, &rc, sizeof(RECT)) != sizeof(RECT))
rc = rcDefault;
return rc;
}
// Write a POINT to the ini file
BOOL CIni::WritePoint(LPCTSTR lpSection, LPCTSTR lpKey, POINT pt) const
{
return WriteDataBlock(lpSection, lpKey, &pt, sizeof(POINT));
}
// Write a RECT to the ini file
BOOL CIni::WriteRect(LPCTSTR lpSection, LPCTSTR lpKey, RECT rc) const
{
return WriteDataBlock(lpSection, lpKey, &rc, sizeof(RECT));
}
/////////////////////////////////////////////////////////////////////////////////
// Sections & Keys Access
/////////////////////////////////////////////////////////////////////////////////
// Retrieve a list of key-lines(key-pairs) of the specified section
DWORD CIni::GetKeyLines(LPCTSTR lpSection, LPTSTR lpBuffer, DWORD dwBufSize) const
{
if (lpBuffer != NULL)
*lpBuffer = _T('\0');
if (lpSection == NULL)
return 0;
if (lpBuffer == NULL)
{
// just calculate the required buffer size
DWORD dwLen = DEF_PROFILE_THRESHOLD;
LPTSTR psz = new TCHAR[dwLen + 1];
DWORD dwCopied = ::GetPrivateProfileSection(lpSection, psz, dwLen, m_pszPathName);
while (dwCopied + 2 >= dwLen)
{
dwLen += DEF_PROFILE_THRESHOLD;
delete [] psz;
psz = new TCHAR[dwLen + 1];
dwCopied = ::GetPrivateProfileSection(lpSection, psz, dwLen, m_pszPathName);
}
delete [] psz;
return dwCopied + 2;
}
else
{
return ::GetPrivateProfileSection(lpSection, lpBuffer, dwBufSize, m_pszPathName);
}
}
// Retrieve a list of key names of the specified section
DWORD CIni::GetKeyNames(LPCTSTR lpSection, LPTSTR lpBuffer, DWORD dwBufSize) const
{
if (lpBuffer != NULL)
*lpBuffer = _T('\0');
if (lpSection == NULL)
return 0;
STR_LIMIT sl;
sl.lpTarget = lpBuffer;
sl.dwRemain = dwBufSize;
sl.dwTotalCopied = 0;
const DWORD LEN = GetKeyLines(lpSection, NULL, 0);
if (LEN == 0)
return 0;
LPTSTR psz = new TCHAR[LEN + 1];
GetKeyLines(lpSection, psz, LEN);
ParseDNTString(psz, __KeyPairProc, (LPVOID)(&sl));
delete [] psz;
if (lpBuffer != NULL)
lpBuffer[sl.dwTotalCopied] = _T('\0');
return sl.dwTotalCopied;
}
// Get all section names from an ini file
DWORD CIni::GetSectionNames(LPTSTR lpBuffer, DWORD dwBufSize) const
{
if (lpBuffer == NULL)
{
// just calculate the required buffer size
DWORD dwLen = DEF_PROFILE_THRESHOLD;
LPTSTR psz = new TCHAR[dwLen + 1];
DWORD dwCopied = ::GetPrivateProfileSectionNames(psz, dwLen, m_pszPathName);
while (dwCopied + 2 >= dwLen)
{
dwLen += DEF_PROFILE_THRESHOLD;
delete [] psz;
psz = new TCHAR[dwLen + 1];
dwCopied = ::GetPrivateProfileSectionNames(psz, dwLen, m_pszPathName);
}
delete [] psz;
return dwCopied + 2;
}
else
{
return ::GetPrivateProfileSectionNames(lpBuffer, dwBufSize, m_pszPathName);
}
}
#ifdef __AFXWIN_H__
void CIni::GetSectionNames(CStringArray *pArray) const
{
if (pArray != NULL)
pArray->RemoveAll();
const DWORD LEN = GetSectionNames(NULL, 0);
if (LEN == 0)
return;
LPTSTR psz = new TCHAR[LEN + 1];
GetSectionNames(psz, LEN);
ParseDNTString(psz, __SubStrAdd, pArray);
delete [] psz;
}
#endif
#ifdef __AFXWIN_H__
// Retrieve a list of key-lines(key-pairs) of the specified section
void CIni::GetKeyLines(LPCTSTR lpSection, CStringArray *pArray) const
{
if (pArray != NULL)
pArray->RemoveAll();
const DWORD LEN = GetKeyLines(lpSection, NULL, 0);
if (LEN == 0)
return;
LPTSTR psz = new TCHAR[LEN + 1];
GetKeyLines(lpSection, psz, LEN);
ParseDNTString(psz, __SubStrAdd, pArray);
delete [] psz;
}
#endif
#ifdef __AFXWIN_H__
// Retrieve a list of key names of the specified section
void CIni::GetKeyNames(LPCTSTR lpSection, CStringArray *pArray) const
{
if (pArray == NULL)
return;
pArray->RemoveAll();
#ifndef _VS_USED
const int LEN = GetKeyNames(lpSection, NULL, 0);
#else
const LEN = GetKeyNames(lpSection, NULL, 0);
#endif
LPTSTR psz = new TCHAR[LEN + 1];
GetKeyNames(lpSection, psz, LEN);
ParseDNTString(psz, __SubStrAdd, (LPVOID)pArray);
delete [] psz;
}
#endif
// Remove whole section from the ini file
BOOL CIni::DeleteSection(LPCTSTR lpSection) const
{
return ::WritePrivateProfileString(lpSection, NULL, _T(""), m_pszPathName);
}
// Remove a key from a section
BOOL CIni::DeleteKey(LPCTSTR lpSection, LPCTSTR lpKey) const
{
return ::WritePrivateProfileString(lpSection, lpKey, NULL, m_pszPathName);
}
BOOL CIni::IsSectionExist(LPCTSTR lpSection) const
{
if (lpSection == NULL)
return FALSE;
// first get the section name list, then check if lpSection exists
// in the list.
const DWORD LEN = GetSectionNames(NULL, 0);
if (LEN == 0)
return FALSE;
LPTSTR psz = new TCHAR[LEN + 1];
GetSectionNames(psz, LEN);
BOOL RES = !ParseDNTString(psz, __SubStrCompare, (LPVOID)lpSection);
delete [] psz;
return RES;
}
BOOL CIni::IsKeyExist(LPCTSTR lpSection, LPCTSTR lpKey) const
{
if (lpSection == NULL || lpKey == NULL)
return FALSE;
// Test it with the default unique string
LPTSTR psz = __GetStringDynamic(lpSection, lpKey, DEF_PROFILE_TESTSTRING);
const BOOL RES = (_tcscmp(psz, DEF_PROFILE_TESTSTRING) != 0);
delete [] psz;
return RES;
}
BOOL CIni::CopySection(LPCTSTR lpSrcSection, LPCTSTR lpDestSection, BOOL bFailIfExist) const
{
if (lpSrcSection == NULL || lpDestSection == NULL)
return FALSE;
if (_tcsicmp(lpSrcSection, lpDestSection) == 0)
return FALSE;
if (!IsSectionExist(lpSrcSection))
return FALSE;
if (bFailIfExist && IsSectionExist(lpDestSection))
return FALSE;
DeleteSection(lpDestSection);
const DWORD SRC_LEN = GetKeyLines(lpSrcSection, NULL, 0);
LPTSTR psz = new TCHAR[SRC_LEN + 2];
//memset(psz, 0, sizeof(TCHAR) * (SRC_LEN + 2));
GetKeyLines(lpSrcSection, psz, SRC_LEN);
const BOOL RES = ::WritePrivateProfileSection(lpDestSection, psz, m_pszPathName);
delete [] psz;
return RES;
}
BOOL CIni::CopyKey(LPCTSTR lpSrcSection, LPCTSTR lpSrcKey, LPCTSTR lpDestSection, LPCTSTR lpDestKey, BOOL bFailIfExist) const
{
if (lpSrcSection == NULL || lpSrcKey == NULL || lpDestKey == NULL)
return FALSE;
if (_tcsicmp(lpSrcSection, lpDestSection) == 0
&& _tcsicmp(lpSrcKey, lpDestKey) == 0)
return FALSE;
if (!IsKeyExist(lpSrcSection, lpSrcKey))
return FALSE;
if (bFailIfExist && IsKeyExist(lpDestSection, lpDestKey))
return FALSE;
LPTSTR psz = __GetStringDynamic(lpSrcSection, lpSrcKey);
const BOOL RES = WriteString(lpDestSection, lpDestKey, psz);
delete [] psz;
return RES;
}
BOOL CIni::MoveSection(LPCTSTR lpSrcSection, LPCTSTR lpDestSection, BOOL bFailIfExist) const
{
return CopySection(lpSrcSection, lpDestSection, bFailIfExist)
&& DeleteSection(lpSrcSection);
}
BOOL CIni::MoveKey(LPCTSTR lpSrcSection, LPCTSTR lpSrcKey, LPCTSTR lpDestSection, LPCTSTR lpDestKey, BOOL bFailIfExist) const
{
return CopyKey(lpSrcSection, lpSrcKey, lpDestSection, lpDestKey, bFailIfExist)
&& DeleteKey(lpSrcSection, lpSrcKey);
}
/////////////////////////////////////////////////////////////////////////////////
// Helper Functions
/////////////////////////////////////////////////////////////////////////////////
// Get a profile string value, return a heap pointer so we do not have to worry
// about the buffer size, however, this function requires the caller to manually
// free the memory.
// This function is the back-bone of all "Getxxx" functions of this class.
LPTSTR CIni::__GetStringDynamic(LPCTSTR lpSection, LPCTSTR lpKey, LPCTSTR lpDefault) const
{
TCHAR* psz = NULL;
if (lpSection == NULL || lpKey == NULL)
{
// Invalid section or key name, just return the default string
if (lpDefault == NULL)
{
// Empty string
psz = new TCHAR[1];
*psz = _T('\0');
}
else
{
psz = new TCHAR[_tcslen(lpDefault) + 1];
_tcscpy(psz, lpDefault);
}
return psz;
}
// Keep enlarging the buffer size until being certain on that the string we
// retrieved was original(not truncated).
DWORD dwLen = DEF_PROFILE_THRESHOLD;
psz = new TCHAR[dwLen + 1];
DWORD dwCopied = ::GetPrivateProfileString(lpSection, lpKey, lpDefault == NULL ? _T("") : lpDefault, psz, dwLen, m_pszPathName);
while (dwCopied + 1 >= dwLen)
{
dwLen += DEF_PROFILE_THRESHOLD;
delete [] psz;
psz = new TCHAR[dwLen + 1];
dwCopied = ::GetPrivateProfileString(lpSection, lpKey, lpDefault == NULL ? _T("") : lpDefault, psz, dwLen, m_pszPathName);
}
return psz; // !!! Requires the caller to free this memory !!!
}
// Split a string usinf a particular delimiter, split result are copied into lpBuffer
// in the "double null terminated string" format as the following figure shows:
// xxx\0xxxx\0xx\0xxx\0\0
//
// For example, if the delimiter is ",", then string "ab,cd,e" will be
// splitted into "ab\0cd\0e\0\0", this string format can be parsed into an array
// of sub strings easily using user defined functions or CIni::ParseStringArray.
DWORD CIni::__StringSplit(LPCTSTR lpString, LPTSTR lpBuffer, DWORD dwBufSize, LPCTSTR lpDelimiter, BOOL bTrimString)
{
if (lpString == NULL || lpBuffer == NULL || dwBufSize == 0)
return 0;
DWORD dwCopied = 0;
*lpBuffer = _T('\0');
if (*lpString == _T('\0'))
return 0;
// If lpDelimiter is NULL, use the default delimiter ",", if delimiter length
// is 0, then return whole string
if (lpDelimiter != NULL && *lpDelimiter == _T('\0'))
{
_tcsncpy(lpBuffer, lpString, dwBufSize - 1);
return _tcslen(lpBuffer);
}
LPTSTR pszDel = (lpDelimiter == NULL) ? _tcsdup(DEF_PROFILE_DELIMITER) : _tcsdup(lpDelimiter);
const DWORD DEL_LEN = _tcslen(pszDel);
LPTSTR lpTarget = lpBuffer;
// Search through lpString for delimiter matches, and extract sub strings out
LPCTSTR lpPos = lpString;
LPCTSTR lpEnd = _tcsstr(lpPos, pszDel);
while (lpEnd != NULL)
{
LPTSTR pszSeg = __StrDupEx(lpPos, lpEnd);
if (bTrimString)
__TrimString(pszSeg);
const DWORD SEG_LEN = _tcslen(pszSeg);
const DWORD COPY_LEN = min(SEG_LEN, dwBufSize - dwCopied);
// Need to avoid buffer overflow
if (COPY_LEN > 0)
{
dwCopied += COPY_LEN + 1;
_tcsncpy(lpTarget, pszSeg, COPY_LEN);
lpTarget[COPY_LEN] = _T('\0');
lpTarget = &lpTarget[SEG_LEN + 1];
}
delete [] pszSeg;
lpPos = &lpEnd[DEL_LEN]; // Advance the pointer for next search
lpEnd = _tcsstr(lpPos, pszDel);
}
// The last part of string, there may not be the trailing delimiter, so we
// need to take care of this part, too
LPTSTR pszSeg = _tcsdup(lpPos);
if (bTrimString)
__TrimString(pszSeg);
const DWORD SEG_LEN = _tcslen(pszSeg);
const DWORD COPY_LEN = min(SEG_LEN, dwBufSize - dwCopied);
if (COPY_LEN > 0)
{
dwCopied += COPY_LEN + 1;
_tcsncpy(lpTarget, pszSeg, COPY_LEN);
lpTarget[COPY_LEN] = _T('\0');
}
delete [] pszSeg;
lpBuffer[dwCopied] = _T('\0');
delete [] pszDel;
return dwCopied;
}
// Parse a "double null terminated string", pass each sub string to a user-defined
// callback function
BOOL CIni::ParseDNTString(LPCTSTR lpString, SUBSTRPROC lpFnStrProc, LPVOID lpParam)
{
if (lpString == NULL || lpFnStrProc == NULL)
return FALSE;
LPCTSTR p = lpString;
DWORD dwLen = _tcslen(p);
while (dwLen > 0)
{
if (!lpFnStrProc(p, lpParam))
return FALSE;
p = &p[dwLen + 1];
dwLen = _tcslen(p);
}
return TRUE;
}
// Callback function used to compare elements inside of a
// "double null terminated string" with a given string. Useful for
// searching in the section names list.
BOOL CALLBACK CIni::__SubStrCompare(LPCTSTR lpString1, LPVOID lpParam)
{
assert(lpString1 != NULL);
LPCTSTR lpString2 = (LPCTSTR)lpParam;
assert(lpString2 != NULL);
// if two string matches, return zero to stop the parsing
return _tcsicmp(lpString1, lpString2) != 0;
}
// Callback function used to process a key-pair, it extracts the
// key name from the key-pair string
BOOL CALLBACK CIni:: __KeyPairProc(LPCTSTR lpString, LPVOID lpParam)
{
STR_LIMIT* psl = (STR_LIMIT*)lpParam;
if (lpString == NULL || psl== NULL)
return FALSE;
LPCTSTR p = _tcschr(lpString, _T('='));
if (p == NULL || p == lpString)
return TRUE;
// extract the sub-string on left side of the '='
LPTSTR psz = new TCHAR[_tcslen(lpString) + 1];
#ifndef _VS6_USED
int i;
#endif
for (int i = 0; &lpString[i] < p; i++)
psz[i] = lpString[i];
psz[i] = _T('\0');
// trim
__TrimString(psz);
DWORD dwNameLen = _tcslen(psz);
DWORD dwCopyLen = 0;
//copy to the buffer
if (psl->lpTarget != NULL)
{
dwCopyLen = (psl->dwRemain > 1) ? min(dwNameLen, psl->dwRemain - 1) : 0;
_tcsncpy(psl->lpTarget, psz, dwCopyLen);
psl->lpTarget[dwCopyLen] = _T('\0');
psl->lpTarget = &(psl->lpTarget[dwCopyLen + 1]);
psl->dwRemain -= dwCopyLen + 1;
}
else
{
dwCopyLen = dwNameLen;
}
delete [] psz;
psl->dwTotalCopied += dwCopyLen + 1;
return TRUE;
}
#ifdef __AFXWIN_H__
// Callback function used to add elements that are extracted from a
// "double null terminated string" to an MFC CStringArray.
BOOL CALLBACK CIni::__SubStrAdd(LPCTSTR lpString, LPVOID lpParam)
{
CStringArray* pArray = (CStringArray*)lpParam;
if (pArray == NULL || lpString == NULL)
return FALSE;
pArray->Add(lpString);
return TRUE;
}
#endif
// Convert an integer into binary string format
void CIni::__ToBinaryString(UINT nNumber, LPTSTR lpBuffer, DWORD dwBufSize)
{
if (dwBufSize == 0)
return;
DWORD dwIndex = 0;
do
{
lpBuffer[dwIndex++] = (nNumber % 2) ? _T('1') : _T('0');
nNumber /= 2;
} while (nNumber > 0 && dwIndex < dwBufSize);
lpBuffer[dwIndex] = _T('\0');
_tcsrev(lpBuffer);
}
// Make sure the base will be expected value
int CIni::__ValidateBase(int nBase)
{
switch (nBase)
{
case BASE_BINARY:
case BASE_OCTAL:
case BASE_HEXADECIMAL:
break;
default:
nBase = BASE_DECIMAL;
}
return nBase;
}
// Convert a signed integer into string representation, based on its base
void CIni::__IntToString(int nNumber, LPTSTR lpBuffer, int nBase)
{
switch (nBase)
{
case BASE_BINARY:
case BASE_OCTAL:
case BASE_HEXADECIMAL:
__UIntToString((UINT)nNumber, lpBuffer, nBase);
break;
default:
_stprintf(lpBuffer, _T("%d"), nNumber);
break;
}
}
// Convert an unsigned integer into string representation, based on its base
void CIni::__UIntToString(UINT nNumber, LPTSTR lpBuffer, int nBase)
{
switch (nBase)
{
case BASE_BINARY:
__ToBinaryString(nNumber, lpBuffer, DEF_PROFILE_NUM_LEN);
break;
case BASE_OCTAL:
_stprintf(lpBuffer, _T("%o"), nNumber);
break;
case BASE_HEXADECIMAL:
_stprintf(lpBuffer, _T("%X"), nNumber);
break;
default:
_stprintf(lpBuffer, _T("%u"), nNumber);
break;
}
}
BOOL CIni::StringToBool(LPCTSTR lpString, BOOL bDefault)
{
// Default: empty string
// TRUE: "true", "yes", non-zero decimal numner
// FALSE: all other cases
if (lpString == NULL || *lpString == _T('\0'))
return bDefault;
return (_tcsicmp(lpString, _T("true")) == 0
|| _tcsicmp(lpString, _T("yes")) == 0
|| _tcstol(lpString, NULL, BASE_DECIMAL) != 0);
}
BOOL CIni::__TrimString(LPTSTR lpString)
{
if (lpString == NULL)
return FALSE;
BOOL bTrimmed = FALSE;
int nLen = _tcslen(lpString);
// '\n' and '\r' are actually not possible in this case, but anyway...
// Trim right side
while (nLen >= 0
&& (lpString[nLen - 1] == _T(' ')
|| lpString[nLen - 1] == _T('\t')
|| lpString[nLen - 1] == _T('\r')
|| lpString[nLen - 1] == _T('\n')))
{
lpString[--nLen] = _T('\0');
bTrimmed = TRUE;
}
// Trim left side
LPCTSTR p = lpString;
while (*p == _T(' ')
|| *p == _T('\t')
|| *p == _T('\r')
|| *p == _T('\n'))
{
p = &p[1];
bTrimmed = TRUE;
}
if (p != lpString)
{
LPTSTR psz = _tcsdup(p);
_tcscpy(lpString, psz);
delete [] psz;
}
return bTrimmed;
}
LPTSTR CIni::__StrDupEx(LPCTSTR lpStart, LPCTSTR lpEnd)
{
const DWORD LEN = ((DWORD)lpEnd - (DWORD)lpStart) / sizeof(TCHAR);
LPTSTR psz = new TCHAR[LEN + 1];
_tcsncpy(psz, lpStart, LEN);
psz[LEN] = _T('\0');
return psz; // !!! Requires the caller to free this memory !!!
}
/////////////////////////////////////////////////////////////////////////////////
// End of Cini Class Implementation
/////////////////////////////////////////////////////////////////////////////////
// If you are getting this error:
// ----------------------------------------------------------------------------
// "fatal error C1010: unexpected end of file while looking for precompiled
// header directive"
//-----------------------------------------------------------------------------
// Please scroll all the way up and uncomment '#include "stdafx.h"'

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/Ini.h
0,0 → 1,169
#ifndef __INI_H__
#define __INI_H__
#include <windows.h>
#include <tchar.h>
// If MFC is linked, we will use CStringArray for great convenience
#ifdef __AFXWIN_H__
#include <afxtempl.h>
#endif
// Number bases
#define BASE_BINARY 2
#define BASE_OCTAL 8
#define BASE_DECIMAL 10
#define BASE_HEXADECIMAL 16
//---------------------------------------------------------------
// Callback Function Type Definition
//---------------------------------------------------------------
// The callback function used for parsing a "double-null terminated string".
// When called, the 1st parameter passed in will store the newly extracted sub
// string, the 2nd parameter is a 32-bit user defined data, this parameter can
// be NULL. The parsing will terminate if this function returns zero. To use
// the callback, function pointer needs to be passed to "CIni::ParseDNTString".
typedef BOOL (CALLBACK *SUBSTRPROC)(LPCTSTR, LPVOID);
class CIni
{
public:
//-----------------------------------------------------------
// Constructors & Destructor
//-----------------------------------------------------------
CIni(); // Default constructor
CIni(LPCTSTR lpPathName); // Construct with a given file name
virtual ~CIni();
//-----------------------------------------------------------
// Ini File Path Name Access
//-----------------------------------------------------------
void SetPathName(LPCTSTR lpPathName); // Specify a new file name
DWORD GetPathName(LPTSTR lpBuffer, DWORD dwBufSize) const; // Retrieve current file name
#ifdef __AFXWIN_H__
CString GetPathName() const;
#endif
//------------------------------------------------------------
// String Access
//------------------------------------------------------------
DWORD GetString(LPCTSTR lpSection, LPCTSTR lpKey, LPTSTR lpBuffer, DWORD dwBufSize, LPCTSTR lpDefault = NULL) const;
#ifdef __AFXWIN_H__
CString GetString(LPCTSTR lpSection, LPCTSTR lpKey, LPCTSTR lpDefault = NULL) const;
#endif
BOOL WriteString(LPCTSTR lpSection, LPCTSTR lpKey, LPCTSTR lpValue) const;
// Read a string from the ini file, append it with another string then write it
// back to the ini file.
BOOL AppendString(LPCTSTR Section, LPCTSTR lpKey, LPCTSTR lpString) const;
//------------------------------------------------------------
// Ini File String Array Access
//------------------------------------------------------------
// Parse the string retrieved from the ini file and split it into a set of sub strings.
DWORD GetArray(LPCTSTR lpSection, LPCTSTR lpKey, LPTSTR lpBuffer, DWORD dwBufSize, LPCTSTR lpDelimiter = NULL, BOOL bTrimString = TRUE) const;
#ifdef __AFXWIN_H__
void GetArray(LPCTSTR lpSection, LPCTSTR lpKey, CStringArray* pArray, LPCTSTR lpDelimiter = NULL, BOOL bTrimString = TRUE) const;
BOOL WriteArray(LPCTSTR lpSection, LPCTSTR lpKey, const CStringArray* pArray, int nWriteCount = -1, LPCTSTR lpDelimiter = NULL) const;
#endif
//------------------------------------------------------------
// Primitive Data Type Access
//------------------------------------------------------------
int GetInt(LPCTSTR lpSection, LPCTSTR lpKey, int nDefault, int nBase = BASE_DECIMAL) const;
BOOL WriteInt(LPCTSTR lpSection, LPCTSTR lpKey, int nValue, int nBase = BASE_DECIMAL) const;
BOOL IncreaseInt(LPCTSTR lpSection, LPCTSTR lpKey, int nIncrease = 1, int nBase = BASE_DECIMAL) const;
UINT GetUInt(LPCTSTR lpSection, LPCTSTR lpKey, UINT nDefault, int nBase = BASE_DECIMAL) const;
BOOL WriteUInt(LPCTSTR lpSection, LPCTSTR lpKey, UINT nValue, int nBase = BASE_DECIMAL) const;
BOOL IncreaseUInt(LPCTSTR lpSection, LPCTSTR lpKey, UINT nIncrease = 1, int nBase = BASE_DECIMAL) const;
BOOL GetBool(LPCTSTR lpSection, LPCTSTR lpKey, BOOL bDefault) const;
BOOL WriteBool(LPCTSTR lpSection, LPCTSTR lpKey, BOOL bValue) const;
BOOL InvertBool(LPCTSTR lpSection, LPCTSTR lpKey) const;
double GetDouble(LPCTSTR lpSection, LPCTSTR lpKey, double fDefault) const;
BOOL WriteDouble(LPCTSTR lpSection, LPCTSTR lpKey, double fValue, int nPrecision = -1) const;
BOOL IncreaseDouble(LPCTSTR lpSection, LPCTSTR lpKey, double fIncrease, int nPrecision = -1) const;
TCHAR GetChar(LPCTSTR lpSection, LPCTSTR lpKey, TCHAR cDefault) const;
BOOL WriteChar(LPCTSTR lpSection, LPCTSTR lpKey, TCHAR c) const;
//------------------------------------------------------------
// User-Defined Data Type & Data Block Access
//------------------------------------------------------------
POINT GetPoint(LPCTSTR lpSection, LPCTSTR lpKey, POINT ptDefault) const;
BOOL WritePoint(LPCTSTR lpSection, LPCTSTR lpKey, POINT pt) const;
RECT GetRect(LPCTSTR lpSection, LPCTSTR lpKey, RECT rcDefault) const;
BOOL WriteRect(LPCTSTR lpSection, LPCTSTR lpKey, RECT rc) const;
DWORD GetDataBlock(LPCTSTR lpSection, LPCTSTR lpKey, LPVOID lpBuffer, DWORD dwBufSize, DWORD dwOffset = 0) const;
BOOL WriteDataBlock(LPCTSTR lpSection, LPCTSTR lpKey, LPCVOID lpData, DWORD dwDataSize) const;
BOOL AppendDataBlock(LPCTSTR lpSection, LPCTSTR lpKey, LPCVOID lpData, DWORD dwDataSize) const;
//------------------------------------------------------------
// Section Operations
//------------------------------------------------------------
BOOL IsSectionExist(LPCTSTR lpSection) const;
DWORD GetSectionNames(LPTSTR lpBuffer, DWORD dwBufSize) const;
#ifdef __AFXWIN_H__
void GetSectionNames(CStringArray* pArray) const;
#endif
BOOL CopySection(LPCTSTR lpSrcSection, LPCTSTR lpDestSection, BOOL bFailIfExist) const;
BOOL MoveSection(LPCTSTR lpSrcSection, LPCTSTR lpDestSection, BOOL bFailIfExist = TRUE) const;
BOOL DeleteSection(LPCTSTR lpSection) const;
//------------------------------------------------------------
// Key Operations
//------------------------------------------------------------
BOOL IsKeyExist(LPCTSTR lpSection, LPCTSTR lpKey) const;
DWORD GetKeyLines(LPCTSTR lpSection, LPTSTR lpBuffer, DWORD dwBufSize) const;
#ifdef __AFXWIN_H__
void GetKeyLines(LPCTSTR lpSection, CStringArray* pArray) const;
#endif
DWORD GetKeyNames(LPCTSTR lpSection, LPTSTR lpBuffer, DWORD dwBufSize) const;
#ifdef __AFXWIN_H__
void GetKeyNames(LPCTSTR lpSection, CStringArray* pArray) const;
#endif
BOOL CopyKey(LPCTSTR lpSrcSection, LPCTSTR lpSrcKey, LPCTSTR lpDestSection, LPCTSTR lpDestKey, BOOL bFailIfExist) const;
BOOL MoveKey(LPCTSTR lpSrcSection, LPCTSTR lpSrcKey, LPCTSTR lpDestSection, LPCTSTR lpDestKey, BOOL bFailIfExist = TRUE) const;
BOOL DeleteKey(LPCTSTR lpSection, LPCTSTR lpKey) const;
//------------------------------------------------------------
// Parse a "Double-Null Terminated String"
//------------------------------------------------------------
static BOOL ParseDNTString(LPCTSTR lpString, SUBSTRPROC lpFnStrProc, LPVOID lpParam = NULL);
//------------------------------------------------------------
// Check for Whether a String Representing TRUE or FALSE
//------------------------------------------------------------
static BOOL StringToBool(LPCTSTR lpString, BOOL bDefault = FALSE);
protected:
//------------------------------------------------------------
// Helper Functions
//------------------------------------------------------------
static LPTSTR __StrDupEx(LPCTSTR lpStart, LPCTSTR lpEnd);
static BOOL __TrimString(LPTSTR lpBuffer);
LPTSTR __GetStringDynamic(LPCTSTR lpSection, LPCTSTR lpKey, LPCTSTR lpDefault = NULL) const;
static DWORD __StringSplit(LPCTSTR lpString, LPTSTR lpBuffer, DWORD dwBufSize, LPCTSTR lpDelimiter = NULL, BOOL bTrimString = TRUE);
static void __ToBinaryString(UINT nNumber, LPTSTR lpBuffer, DWORD dwBufSize);
static int __ValidateBase(int nBase);
static void __IntToString(int nNumber, LPTSTR lpBuffer, int nBase);
static void __UIntToString(UINT nNumber, LPTSTR lpBuffer, int nBase);
static BOOL CALLBACK __SubStrCompare(LPCTSTR lpString1, LPVOID lpParam);
static BOOL CALLBACK __KeyPairProc(LPCTSTR lpString, LPVOID lpParam);
#ifdef __AFXWIN_H__
static BOOL CALLBACK __SubStrAdd(LPCTSTR lpString, LPVOID lpParam);
#endif
//------------------------------------------------------------
// Member Data
//------------------------------------------------------------
LPTSTR m_pszPathName; // Stores path of the associated ini file
};
#endif // #ifndef __INI_H__

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/STMFlashLoader.cpp
0,0 → 1,1743
/******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
* File Name : STMFlashLoader.cpp
* Author : MCD Application Team
* Version : v2.2.0
* Date : 05/03/2010
* Description : STM Flash Loader command line version
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#include "stdafx.h"
#include "string.h"
#include <stdio.h>
#include <string.h>
#include <stdlib.h>
#include <errno.h>
#include <dos.h>
#include "../STBLLIB/STBLLIB.h"
#include "../Files/Files.h"
#include "ini.h"
#define NONE = 0;
#define ODD = 1;
#define EVEN = 2;
typedef enum STATE {OK,KO};
char MapFile[256];
PMAPPING pmMapping;
int TimeBO = 100;
BOOL SHOW_OK = TRUE; // Set to TRUE/FALSE to show/hide OK status messages
BOOL SHOW_KO = TRUE; // Set to TRUE/FALSE to show/hide KO status messages
/*******************************************************************************************/
/* Function : FileExist */
/* IN : file name */
/* OUT : boolean */
/* Description : verify if the given file exists */
/*******************************************************************************************/
BOOL FileExist(LPCTSTR filename)
{
// Data structure for FindFirstFile
WIN32_FIND_DATA findData;
// Clear find structure
ZeroMemory(&findData, sizeof(findData));
// Search the file
HANDLE hFind = FindFirstFile( filename, &findData );
if ( hFind == INVALID_HANDLE_VALUE )
{
// File not found
return false;
}
// File found
// Release find handle
FindClose( hFind );
hFind = NULL;
// The file exists
return true;
}
/*******************************************************************************************/
/* Function : void man() */
/* IN : */
/* OUT : */
/* Description : print the manual on the standard output */
/*******************************************************************************************/
void man()
{
printf("STMicroelectronics UART Flash Loader command line v2.2.0.MLAB \n\n");
printf(" Usage : \n\n");
printf(" STMFlashLoader.exe [options] [Agrument][[options] [Agrument]...] \n\n");
printf(" -? (Show this help) \n");
printf(" -c (Establish connection to the COM port) \n");
printf(" --pn port_nb : e.g: 1, 2 ..., default 1 \n");
printf(" --br baud_rate : e.g: 115200, 57600 ..., default 57600 \n");
printf(" --db data_bits : value in {5,6,7,8} ..., default 8 \n");
printf(" --pr parity : value in {NONE,ODD,EVEN} ..., default EVEN \n");
printf(" --sb stop_bits : value in {1,1.5,2} ..., default 1 \n");
printf(" --ec echo : value OFF or ECHO or LISTEN ..., default is OFF \n");
printf(" --co control : Enable or Disable RTS and DTR outputs control \n");
printf(" : value OFF or ON ..., default is OFF \n");
printf(" --to time_out : (ms) e.g 1000, 2000, 3000 ..., default 5000 \n");
printf(" -Rts (set Rts line to Hi, Lo)\n");
printf(" --State : State in {Hi, Lo} \n");
printf(" -Dtr (Set Rts line to Hi, Lo)\n");
printf(" --State : State in {Hi, Lo}\n");
printf(" -Auto (Set Rts and Dtr line Automatically)\n");
printf(" -i device_name (e.g STM32_Low-density_16K, [See the Map directory]) \n");
printf(" -e (erase flash pages\n");
printf(" --all all pages : erase all pages\n");
printf(" --sec number_of_pages_group pages_group_codes : erase specified group pages \n");
printf(" -u (Upload flash contents to a .bin, .hex or .s19 file )\n");
printf(" --fn file_name : full path name of the file \n");
printf(" -d (Download the content of a file into MCU flash) \n");
printf(" --a address(hex): start @ in hex ; ignored if it is not a binary file \n");
printf(" --fn file_name : full path name (.bin, .hex or .s19 file) \n");
printf(" --v : verify after download \n");
printf(" --o : optimize; removes FFs data \n");
printf(" -r (Run the flash code at the specified address \n");
printf(" --a address(hex) : address in hexadecimal) \n");
printf(" -p (Enable or Disable protections) \n");
printf(" --ewp : enable write protection for sector codes (e.g 1,2,etc.) \n");
printf(" --dwp : disable write protection \n");
printf(" --drp : disable read protection \n");
printf(" --erp : enable read protection, all arguments following this one will fail \n");
printf(" -o (Get or Set STM32 option bytes: use -d command for STM8!) \n");
printf(" --get --fn file_name : get option bytes from the device \n");
printf(" and write it in the specified file \n");
printf(" --set --fn file_name : load option bytes from the specified file \n");
printf(" and write it to the device \n");
printf(" --set --vals --OPB hex_val : set the specified option byte; OPB in: User, \n");
printf(" RDP, Data0, Data1, WRP0, WRP1, WRP2, WRP3 \n");
}
/*******************************************************************************************/
/* Function : ParityToInt */
/* IN : parity as string (NONE, ODD, EVEN) */
/* OUT : integer */
/* Description : Get the integer representation of the given parity */
/*******************************************************************************************/
int ParityToInt(char* parity)
{
if (strcmp(parity,"NONE")==0) return 0;
else if(strcmp(parity,"ODD")==0) return 1;
else if(strcmp(parity,"EVEN")==0) return 2;
else return 2;
}
/*******************************************************************************************/
/* Function : ModeToInt */
/* IN : Mode as string (OFF, ECHO, LISTEN) */
/* OUT : int */
/* Description : Get the int representation of the given string Mode */
/*******************************************************************************************/
int ModeToInt(char* status)
{
if (strcmp(status,"OFF")==0) return 0;
else if(strcmp(status,"ECHO")==0) return 1;
else if(strcmp(status,"LISTEN")==0) return 2;
else return 0;
}
/*******************************************************************************************/
/* Function : StatusToBool */
/* IN : Status as string (ON, OFF) */
/* OUT : Bool */
/* Description : Get the boolean representation of the given string ON/OFF */
/*******************************************************************************************/
bool StatusToBool(char* status)
{
if (strcmp(status,"OFF")==0) return false;
else if(strcmp(status,"ON")==0) return true;
else return false;
}
/*******************************************************************************************/
/* Function : Is_Option */
/* IN : option as string */
/* OUT : boolean */
/* Description : Verify if the given string present an option */
/*******************************************************************************************/
bool Is_Option(char* option)
{
if (strcmp(option,"-?")==0) return true;
else if (strcmp(option,"-c")==0) return true;
else if (strcmp(option,"-i")==0) return true;
else if (strcmp(option,"-e")==0) return true;
else if (strcmp(option,"-u")==0) return true;
else if (strcmp(option,"-d")==0) return true;
else if (strcmp(option,"-v")==0) return true;
else if (strcmp(option,"-p")==0) return true;
else if (strcmp(option,"-r")==0) return true;
else if (strcmp(option,"-o")==0) return true;
else if (strcmp(option,"-Rts")==0) return true;
else if (strcmp(option,"-Dtr")==0) return true;
else if (strcmp(option,"-Auto")==0) return true;
else return false;
}
/*******************************************************************************************/
/* Function : Is_SubOption */
/* IN : sub-option as string */
/* OUT : boolean */
/* Description : Verify if the given string present a sub-option */
/*******************************************************************************************/
bool Is_SubOption(char* suboption)
{
if (strcmp(suboption,"--pn")==0) return true;
else if (strcmp(suboption,"--br")==0) return true;
else if (strcmp(suboption,"--db")==0) return true;
else if (strcmp(suboption,"--pr")==0) return true;
else if (strcmp(suboption,"--sb")==0) return true;
else if (strcmp(suboption,"--ec")==0) return true;
else if (strcmp(suboption,"--co")==0) return true;
else if (strcmp(suboption,"--to")==0) return true;
else if (strcmp(suboption,"--lcs")==0) return true;
else if (strcmp(suboption,"--all")==0) return true;
else if (strcmp(suboption,"--sec")==0) return true;
else if (strcmp(suboption,"--a")==0) return true;
else if (strcmp(suboption,"--s")==0) return true;
else if (strcmp(suboption,"--fn")==0) return true;
else if (strcmp(suboption,"--v")==0) return true;
else if (strcmp(suboption,"--o")==0) return true;
else if (strcmp(suboption,"--erp")==0) return true;
else if (strcmp(suboption,"--drp")==0) return true;
else if (strcmp(suboption,"--ewp")==0) return true;
else if (strcmp(suboption,"--dwp")==0) return true;
else if (strcmp(suboption,"--get")==0) return true;
else if (strcmp(suboption,"--set")==0) return true;
else if (strcmp(suboption,"--vals")==0) return true;
else if (strcmp(suboption,"--RDP")==0) return true;
else if (strcmp(suboption,"--User")==0) return true;
else if (strcmp(suboption,"--Data0")==0) return true;
else if (strcmp(suboption,"--Data1")==0) return true;
else if (strcmp(suboption,"--WRP0")==0) return true;
else if (strcmp(suboption,"--WRP1")==0) return true;
else if (strcmp(suboption,"--WRP2")==0) return true;
else if (strcmp(suboption,"--WRP3")==0) return true;
else if (strcmp(suboption,"--Hi")==0) return true;
else if (strcmp(suboption,"--Lo")==0) return true;
else return false;
}
/*******************************************************************************************/
/* Function : write_debug_info */
/* IN : */
/* OUT : */
/* Description : print the output messages on the standart output */
/*******************************************************************************************/
void write_debug_info(char *msg, int page, DWORD addr, float size, STATE status)
{
char d_info[256];
if((page==0) && (addr==0) && (size==0))
{
if(status == OK)
sprintf(d_info, "%s \t\t\t\t [OK] \n", msg);
else
sprintf(d_info, "%s \t\t\t\t [KO] \n", msg);
}
else if(status == OK)
sprintf(d_info, "%s \t page %i \t @0x %8X \t size %.2f(KB) \t [OK] \n", msg, page, addr, (float)size);
else
sprintf(d_info, "%s \t page %i \t @0x %8X \t size %.2f(KB) \t [KO] \n", msg, page, addr, (float)size);
if((SHOW_OK && (status == OK)) || (SHOW_KO && (status == KO))) printf(d_info);
}
/*******************************************************************************************/
/* Function : main */
/* IN : */
/* OUT : */
/* Description : */
/*******************************************************************************************/
int main(int argc, char* argv[])
{
START:
BYTE Res = SUCCESS;
BYTE User, RDP, Data0, Data1, WRP0, WRP1, WRP2, WRP3;
bool WaitForMoreSubOpt = TRUE;
//Initializing default serial connection parameters
int portname = 1;
long BaudRate = 57600 ;
int DataBits = 8;
int parity = ParityToInt("EVEN");
double nbStopBit = 1;
int timeout = 5000;
bool control = false;
int nsec = 0;
DWORD address = 0x00000000;
DWORD size = 0x00000000;
char* filename;
char devname[256] = "STM32_Low-density_32K.STmap";
bool Verify = FALSE;
bool optimize = FALSE;
int becho = 0;
char Drive[3], Dir[256], Fname[256], Ext[256];
char *ptr;
bool bAuto = false;
if (argc == 1) // wrong parameters
man();
else
{
int arg_index = 1;
while(arg_index < argc)
{
if(!Is_Option(argv[arg_index]))
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
if (bAuto)
goto Done_Success;
printf("\n Press any key to continue ...");
getchar();
return 1;
}
//============================ Show the man =========================================
if (strcmp(argv[arg_index],"-?")==0)
{
man();
return 0;
}
//=============================== connect ============================================
else if (strcmp(argv[arg_index],"-c")==0)
{
while(arg_index < argc)
{
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index])) // Set default connection settings and continue with the next option
break;
else if(Is_SubOption(argv[arg_index])) // Get connection settings
{
if (arg_index< argc-1)
arg_index++;
else
break;
if (strcmp(argv[arg_index-1],"--pn")==0) portname = atoi(argv[arg_index]);//port name (e.g COM1, COM2 ..., default COM1) \n");
else if (strcmp(argv[arg_index-1],"--br")==0) BaudRate = atoi(argv[arg_index]);//baud reate (e.g 115200, 128000 ..., default 57600) \n");
else if (strcmp(argv[arg_index-1],"--db")==0) DataBits = atoi(argv[arg_index]);//data bits (in {5,6,7,8} ..., default 8) \n");
else if (strcmp(argv[arg_index-1],"--pr")==0) parity = ParityToInt(argv[arg_index]); //parity (in {NONE,ODD,EVEN} ..., default EVEN) \n");
else if (strcmp(argv[arg_index-1],"--sb")==0) nbStopBit= atof(argv[arg_index]);//stop bits (in {1,1.5,2} ..., default 1) \n");
else if (strcmp(argv[arg_index-1],"--to")==0) timeout = atoi(argv[arg_index]);//time out (e.g 1000, 2000, 3000 ..., default 5) \n");
else if (strcmp(argv[arg_index-1],"--ec")==0) becho = ModeToInt(argv[arg_index]); // Echo back mode, default is OFF \n");
else if (strcmp(argv[arg_index-1],"--co")==0) control = StatusToBool(argv[arg_index]); // Outputs Control ON/OFF, default is OFF \n");
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
// Apply serial connection settings
TARGET_SetComIntType(0);
SetCOMSettings(portname, BaudRate, DataBits, parity, nbStopBit);
STBL_SetFlowControl(control);
// Opening serial connection
Res = COM_Open();
SetTimeOut(1000);
if ((Res != SUCCESS) && (Res != COM_ALREADY_OPENED))
{
write_debug_info("Opening Port", 0 ,0, 0, KO);
printf("Cannot open the com port, the port may \n be used by another application \n");
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
else write_debug_info("Opening Port", 0 ,0, 0, OK);
STBL_SetEcho(becho); // Setting Echo back mode
}
//============================ Auto option =======================================
else if (strcmp(argv[arg_index],"-Auto")==0)
{
if (arg_index< argc)
arg_index++;
else
break;
bAuto = true;
// BOOT0 = High
STBL_SetDtr(TRUE);
Sleep(100);
// Reset = Low
STBL_SetRts(TRUE);
Sleep(100);
// Reset = High
STBL_SetRts(FALSE);
Sleep(100);
STBL_SetDtr(FALSE);
Sleep(100);
COM_Close();
COM_Open();
STBL_SetDtr(TRUE);
Sleep(100);
// Reset = Low
STBL_SetRts(TRUE);
Sleep(100);
// Reset = High
STBL_SetRts(FALSE);
Sleep(100);
STBL_SetDtr(FALSE);
Sleep(500);
write_debug_info("Setting device to BOOT0", 0 ,0, 0, OK);
}
//============================ command RTS pin =======================================
else if (strcmp(argv[arg_index],"-Rts")==0)
{
//_sleep(1000);
while(arg_index < argc)
{
if (arg_index< argc-1) arg_index++;
else break;
if(Is_Option(argv[arg_index])) break;
else if(Is_SubOption(argv[arg_index]))
{
if (strcmp(argv[arg_index],"--Hi")==0)
{
write_debug_info("Set Rts line", 0 ,0, 0,OK);
STBL_SetRts(TRUE);
}
else if (strcmp(argv[arg_index],"--Lo")==0)
{
write_debug_info("Reset Rts line", 0 ,0, 0,OK);
STBL_SetRts(FALSE);
}
else
{
write_debug_info("bad parameter [Set Rts line] should be Hi or Lo ", 0 ,0, 0,KO);
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
}
//============================ command DTR pin =======================================
else if (strcmp(argv[arg_index],"-Dtr")==0)
{
while(arg_index < argc)
{
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
if (strcmp(argv[arg_index],"--Hi")==0)
{
write_debug_info("Set Dtr line", 0 ,0, 0,OK);
STBL_SetDtr(TRUE);
}
else if (strcmp(argv[arg_index],"--Lo")==0)
{
write_debug_info("Reset Dtr line", 0 ,0, 0,OK);
STBL_SetDtr(FALSE);
}
else
{
write_debug_info("bad parameter [Set Dtr line] should be Hi or Lo ", 0 ,0, 0,KO);
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
else
{
if (arg_index < argc - 1) printf("bad parameter [%s] \n", argv[arg_index]);
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
}
//============================ ERASE =================================================
else if (strcmp(argv[arg_index],"-e")==0)
{
while(arg_index < argc)
{
if (!WaitForMoreSubOpt)
break;
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
if (arg_index< argc)
arg_index++;
else
break;
//******************** This section is only for STM8 boot loader *******************
BYTE Version;
Commands pCmds;
CString m_Version;
if (STBL_GET(&Version, &pCmds) == SUCCESS)
{
m_Version.Format("%x.%x",Version/16, Version & 0x0F) ;
}
CIni Ini((LPCSTR)MapFile);
if(Ini.IsKeyExist((LPCTSTR)"Product",(LPCTSTR)m_Version))
{
CString E_W_ROUTINEs = Ini.GetString((LPCTSTR)"Product",(LPCTSTR)m_Version, "");
CString Path(*__argv);
char fullPath [MAX_PATH];
GetModuleFileName(0, fullPath, (MAX_PATH));
Path=fullPath;
int j=Path.ReverseFind('\\')+1;
if(j) Path=Path.Left(j);
CString ToFind;
ToFind.Format("%s%s%s", Path, "STM8_Routines\\", E_W_ROUTINEs);
if(!E_W_ROUTINEs.IsEmpty())
{
if(!FileExist((LPCTSTR)ToFind))
{
printf("\n!WARNING the erase or download operation may fail \n EW routines file is missing [%s]\n", ToFind);
}
else
{
HANDLE Image;
if (FILES_ImageFromFile((LPSTR)(LPCSTR)ToFind,&Image, 1)== FILES_NOERROR)
{
FILES_SetImageName(Image,(LPSTR)(LPCSTR)ToFind);
DWORD NbElements;
if (FILES_GetImageNbElement(Image, &NbElements) == FILES_NOERROR)
{
for (int el=0; el< (int)NbElements;el++)
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
Element.Data=new BYTE[Element.dwDataLength];
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
if (STBL_DNLOAD(Element.dwAddress, Element.Data, Element.dwDataLength, FALSE) != SUCCESS)
{
}
}
}
}
// Verify writen data
BOOL VerifySuccess = TRUE;
_sleep(100);;
#ifndef _VS6_USED
int el;
#endif
for (el=0; el< (int)NbElements;el++)
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
Element.Data=new BYTE[Element.dwDataLength];
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
if (STBL_VERIFY(Element.dwAddress, Element.Data, Element.dwDataLength, FALSE) != SUCCESS)
{
VerifySuccess = FALSE;
char str[255];
sprintf(str, "%s at address :0x%X. \n%s \nPlease disable the write protection then try agin.", "Data not matching ", Element.dwAddress, "The page may be write protected.");
AfxMessageBox(str, MB_OK|MB_ICONEXCLAMATION);
return 1;
}
}
}
}
}
}
else
{
AfxMessageBox("Unable to load data from this file " + ToFind + " ...");
return -1;
}
}
}
}
else
{
int family = Ini.GetInt((LPCTSTR)"Product",(LPCTSTR)"family", 0);
if(family == 3)
{
printf("\n!WARNING the erase or download operation may fail \n EW routines file is missing\n");
}
}
//End****************** This section is only for STM8 boot loader *******************
//End****************** This section is only for STM8 boot loader *******************
printf("\n ERASING ... \n");
if (strcmp(argv[arg_index-1],"--all")==0)
{
WaitForMoreSubOpt = false;
Res = STBL_ERASE(0xFFFF, NULL);
if (Res != SUCCESS)
write_debug_info("erasing all pages", 0 ,0, 0, KO);
else
write_debug_info("erasing all pages", 0 ,0, 0, OK);
}
else if (strcmp(argv[arg_index-1],"--sec")==0)
{
WaitForMoreSubOpt = true;
nsec = atoi(argv[arg_index]);
LPWORD sectors = (LPWORD)malloc(nsec *2 + 2);
sectors[0] = 0;
for(int i = 1; i<= nsec; i++)
{
sectors[0]++;
arg_index++;
sectors[sectors[0]] = atoi(argv[arg_index]);
}
WaitForMoreSubOpt = false;
printf("\nerasing %i sectors : ", sectors[0]);
#ifndef _VS6_USED
int i;
#endif
for(i = 1; i<= nsec; i++)
{
printf("<%i>", sectors[i]);
}
printf("\n");
Res = STBL_ERASE(nsec, (LPBYTE)sectors+2);
if (Res != SUCCESS)
{
write_debug_info("erasing", 0 ,0, 0, KO);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
else
write_debug_info("erasing", 0 ,0, 0, OK);
arg_index++;
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
}
//============================ UPLOAD ===============================================
else if (strcmp(argv[arg_index],"-u")==0)
{
while(arg_index < argc)
{
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
if (arg_index< argc)
arg_index++;
else
break;
/*if (strcmp(argv[arg_index-1],"--a")==0)
{
address = _tcstoul(argv[arg_index], 0, 16) ;
}
else if (strcmp(argv[arg_index-1],"--s")==0)
{
size = _tcstoul(argv[arg_index], 0, 16) ;
}
else */if (strcmp(argv[arg_index-1],"--fn")==0)
{
filename = argv[arg_index];
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
printf("\n UPLOADING ... \n\n");
HANDLE Handle;
FILES_CreateImage(&Handle, 0);
FILES_CreateImageFromMapping(&Handle,pmMapping);
DWORD NbElements = 0;
if (FILES_GetImageNbElement(Handle, &NbElements) == FILES_NOERROR)
{
if (NbElements > 0)
{
for(int i = 0; i< (int)NbElements; i++)
{
IMAGEELEMENT Element={0};
// Get element data size
if (FILES_GetImageElement(Handle, i, &Element) == FILES_NOERROR)
{
//Upload element data
Element.Data = (LPBYTE)malloc(Element.dwDataLength);
if (STBL_UPLOAD(Element.dwAddress, Element.Data, Element.dwDataLength) == SUCCESS)
{
//Insert elment in the Image
write_debug_info("Uploading", i ,Element.dwAddress, (float)Element.dwDataLength/(float)1024, OK);
FILES_SetImageElement(Handle,i,FALSE,Element);
}
else
{
write_debug_info("Uploading", i ,Element.dwAddress, (float)Element.dwDataLength/(float)1024, KO);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
}
}
}
if(!FileExist((LPCTSTR)filename))
{
printf( "file %s does not exist .. Creating file\n", filename);
FILE* fp = fopen((LPCTSTR)filename, "a+");
fclose(fp);
}
printf( "Writing data ...\n");
if (FILES_ImageToFile((LPSTR)(LPCSTR)filename,Handle) != FILES_NOERROR)
{
printf( "cannot write to file %s \n", filename);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
else
printf("\n Uploaded data is dumped on %s", filename);
}
//============================ Get Device map file name ==============================
else if (strcmp(argv[arg_index],"-i")==0)
{
if (arg_index< argc)
arg_index++;
else
break;
sprintf(devname,"%s.STmap", argv[arg_index]);
char Drive[3], Dir[256], Fname[256], Ext[256];
_splitpath(argv[0],Drive,Dir,Fname,Ext);
sprintf(MapFile, "%s%s%s%s", Drive, Dir , "Map\\", devname);
pmMapping = NULL;
WORD size = 0;
WORD PacketSize = 0;
pmMapping = NULL;
WORD Size = 0;
char MapName[256];
// Get the number of sectors in the flash target: pmMapping should be NULL
// number of sectors is returned in the Size value
BYTE PagePerSector = 0;
if (!FileExist((LPCTSTR)MapFile))
{
printf("This version is not intended to support the <%s> target\n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
FILES_GetMemoryMapping((LPSTR)(LPCTSTR)MapFile, &Size, (LPSTR)MapName, &PacketSize, pmMapping, &PagePerSector);
// Allocate the mapping structure memory
pmMapping = (PMAPPING)malloc(sizeof(MAPPING));
pmMapping->NbSectors = 0;
pmMapping->pSectors = (PMAPPINGSECTOR) malloc((Size) * sizeof(MAPPINGSECTOR));
// Get the mapping info
FILES_GetMemoryMapping((LPSTR)(LPCTSTR)MapFile, &Size, (LPSTR)(LPCTSTR)MapName, &PacketSize, pmMapping, &PagePerSector);
SetPaketSize(PacketSize);
//sending BL config byte (0x7F) & identifing target
Res = STBL_Init_BL();
if (Res == UNREOGNIZED_DEVICE)
{
write_debug_info("Activating device", 0 ,0, 0, KO);
if(COM_is_Open())
COM_Close();
printf("Unrecognized device... Please, reset your device then try again \n");
if(COM_is_Open())
COM_Close();
printf("Please, reset your device then press any key to continue \n");
printf("\n Press any key to continue ...");
getchar();
goto START;
}
else if (Res != SUCCESS)
{
write_debug_info("Activating device", 0 ,0, 0, KO);
printf("No response from the target, the Boot loader can not be started. \nPlease, verify the boot mode configuration, reset your device then try again. \n");
if(COM_is_Open())
COM_Close();
printf("Please, reset your device then then press any key to continue \n");
printf("\n Press any key to continue ...");
getchar();
goto START;
}
_sleep(TimeBO);
write_debug_info("Activating device", 0 ,0, 0, OK);
//Getting Target informations (version, available commands)
BYTE Version ;
Commands pCmds;
Res = STBL_GET(&Version, &pCmds);
if (Res != SUCCESS)
{
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
SetTimeOut(timeout);
if (arg_index< argc)
arg_index++;
else
break;
}
//============================ DOWNLOAD ==============================================
else if (strcmp(argv[arg_index],"-d")==0)
{
while(arg_index < argc)
{
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
if (arg_index< argc)
arg_index++;
else
break;
if (strcmp(argv[arg_index-1],"--a")==0)
{
address = _tcstoul(argv[arg_index], 0, 16) ;
}
else if (strcmp(argv[arg_index-1],"--v")==0)
{
Verify = true;
arg_index--;
}
else if (strcmp(argv[arg_index-1],"--o")==0)
{
optimize = TRUE;
arg_index--;
}
else if (strcmp(argv[arg_index-1],"--fn")==0)
{
filename = argv[arg_index];
_splitpath(filename,Drive,Dir,Fname,Ext);
ptr=strupr(Ext);
strcpy(Ext, ptr);
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
PMAPPINGSECTOR pSector = pmMapping->pSectors;
for(int i = 1; i<= (int)pmMapping->NbSectors; i++)
{
if ((strcmp(Ext, ".BIN")!=0) && (i==0))
address = pSector->dwStartAddress;
pSector->UseForOperation = TRUE;
pSector++;
}
if(!FileExist((LPCTSTR)filename))
{
printf( "file does not exist %s \n", filename);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
//****************** This section is only for STM8 boot loader *******************
BYTE Version;
Commands pCmds;
CString m_Version;
if (STBL_GET(&Version, &pCmds) == SUCCESS)
{
m_Version.Format("%x.%x",Version/16, Version & 0x0F) ;
}
CIni Ini((LPCSTR)MapFile);
if(Ini.IsKeyExist((LPCTSTR)"Product",(LPCTSTR)m_Version))
{
CString E_W_ROUTINEs = Ini.GetString((LPCTSTR)"Product",(LPCTSTR)m_Version, "");
CString Path(*__argv);
int j=Path.ReverseFind('\\')+1;
if(j) Path=Path.Left(j);
CString ToFind;
ToFind.Format("%s%s%s", Path, "STM8_Routines\\", E_W_ROUTINEs);
if(!E_W_ROUTINEs.IsEmpty())
{
if(!FileExist((LPCTSTR)ToFind))
{
printf("\n!WARNING the erase or download operation may fail \n EW routines file is missing [%s]\n", ToFind);
}
else
{
HANDLE Image;
if (FILES_ImageFromFile((LPSTR)(LPCSTR)ToFind,&Image, 1)== FILES_NOERROR)
{
FILES_SetImageName(Image,(LPSTR)(LPCSTR)ToFind);
DWORD NbElements;
if (FILES_GetImageNbElement(Image, &NbElements) == FILES_NOERROR)
{
for (int el=0; el< (int)NbElements;el++)
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
Element.Data=new BYTE[Element.dwDataLength];
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
if (STBL_DNLOAD(Element.dwAddress, Element.Data, Element.dwDataLength, FALSE) != SUCCESS)
{
}
}
}
}
// Verify writen data
BOOL VerifySuccess = TRUE;
_sleep(100);
#ifndef _VS6_USED
int el;
#endif
for (el=0; el< (int)NbElements;el++)
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
Element.Data=new BYTE[Element.dwDataLength];
if (FILES_GetImageElement(Image, el, &Element) == FILES_NOERROR)
{
if (STBL_VERIFY(Element.dwAddress, Element.Data, Element.dwDataLength, FALSE) != SUCCESS)
{
VerifySuccess = FALSE;
char str[255];
sprintf(str, "%s at address :0x%X. \n%s \nPlease disable the write protection then try agin.", "Data not matching ", Element.dwAddress, "The page may be write protected.");
AfxMessageBox(str, MB_OK|MB_ICONEXCLAMATION);
return 1;
}
}
}
}
}
}
else
{
AfxMessageBox("Unable to load data from this file " + ToFind + " ...");
return -1;
}
}
}
}
else
{
int family = Ini.GetInt((LPCTSTR)"Product",(LPCTSTR)"family", 0);
if(family == 3)
{
printf("\n!WARNING the erase or download operation may fail \n EW routines file is missing\n");
}
}
//End****************** This section is only for STM8 boot loader *******************
printf("\n DOWNLOADING ... \n\n");
HANDLE Handle;
if (FILES_ImageFromFile((LPSTR)(LPCSTR)filename,&Handle, 1) == FILES_NOERROR)
{
FILES_SetImageName(Handle,(LPSTR)(LPCSTR)filename);
DWORD NbElements = 0;
if (FILES_GetImageNbElement(Handle, &NbElements) == FILES_NOERROR)
{
if ( NbElements > 0 )
{ // if binary file -> change the elemnts address
if (strcmp(Ext, ".BIN")==0)
{
for (int i=0;i< (int)NbElements;i++)
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(Handle, i, &Element) == FILES_NOERROR)
{
Element.Data= (LPBYTE)malloc(Element.dwDataLength);
if (FILES_GetImageElement(Handle, i, &Element) == FILES_NOERROR)
{
Element.dwAddress = Element.dwAddress + address;
FILES_SetImageElement(Handle, i, FALSE, Element);
}
}
}
}
}
}
FILES_FilterImageForOperation(Handle, pmMapping, OPERATION_UPLOAD, optimize);
}
else
{
printf("cannot open file %s \n", filename);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
DWORD NbElements = 0;
if (FILES_GetImageNbElement(Handle, &NbElements) == FILES_NOERROR)
{
for (int el=0; el< (int)NbElements;el++)
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(Handle, el, &Element) == FILES_NOERROR)
{
Element.Data= (LPBYTE)malloc(Element.dwDataLength);
if (FILES_GetImageElement(Handle, el, &Element) == FILES_NOERROR)
{
if ((strcmp(Ext, ".BIN")==0) && (el==0))
Element.dwAddress = address;
if (STBL_DNLOAD(Element.dwAddress, Element.Data, Element.dwDataLength, optimize) != SUCCESS)
{
write_debug_info( "downloading", el ,Element.dwAddress, (float)Element.dwDataLength/(float)1024, KO);
write_debug_info("The flash may be read protected; use -p --drp to disable write protection." , 0, 0, 0, KO);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
write_debug_info( "downloading", el ,Element.dwAddress, (float)Element.dwDataLength/(float)1024, OK);
}
}
}
}
bool VerifySuccess = true;
if (Verify)
{
printf("\n VERIFYING ... \n\n");
for (int el=0; el< (int)NbElements;el++)
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(Handle, el, &Element) == FILES_NOERROR)
{
Element.Data=(LPBYTE)malloc(Element.dwDataLength);
if (FILES_GetImageElement(Handle, el, &Element) == FILES_NOERROR)
{
if ((strcmp(Ext, ".BIN")==0) && (el==0))
Element.dwAddress = address;
if (STBL_VERIFY(Element.dwAddress, Element.Data, Element.dwDataLength, optimize) != SUCCESS)
{
VerifySuccess = false;
write_debug_info("verifying" ,el ,Element.dwAddress, (float)Element.dwDataLength/(float)1024, KO);
write_debug_info("some pages may be write protected; use -p --dwp to disable write protection." , 0, 0, 0, KO);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
write_debug_info("verifying" ,el ,Element.dwAddress, (float)Element.dwDataLength/(float)1024, OK);
}
}
}
}
}
//============================ VERIFY ================================================
else if (strcmp(argv[arg_index],"-v")==0)
{
if (arg_index< argc)
arg_index++;
else
break;
}
//============================ Program option bytes ==================================
else if (strcmp(argv[arg_index],"-o")==0)
{
while(arg_index < argc)
{
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
if (arg_index< argc)
arg_index++;
else
break;
if (strcmp(argv[arg_index-1],"--get")==0)
{
if (arg_index< argc)
arg_index++;
else
break;
if (strcmp(argv[arg_index-1],"--fn")==0)
filename = argv[arg_index];
if(TARGET_GetSIFData(&User, &RDP, &Data0, &Data1, &WRP0, &WRP1, &WRP2, &WRP3) == SUCCESS)
{
write_debug_info("Getting Option bytes data" ,0 ,0, 0, OK);
HANDLE Image;
if (FILES_CreateImage(&Image, 1) == FILES_NOERROR)
{
IMAGEELEMENT Element={0};
Element.dwAddress = 0x1FFFF800;
Element.dwDataLength = 16;
Element.Data = (LPBYTE)malloc(Element.dwDataLength);
{
Element.Data[0] = RDP;
Element.Data[1] = ~RDP;
Element.Data[2] = User;
Element.Data[3] = ~User;
Element.Data[4] = Data0;
Element.Data[5] = ~Data0;
Element.Data[6] = Data1;
Element.Data[7] = ~Data1;
Element.Data[8] = WRP0;
Element.Data[9] = ~WRP0;
Element.Data[10] = WRP1;
Element.Data[11] = ~WRP1;
Element.Data[12] = WRP2;
Element.Data[13] = ~WRP2;
Element.Data[14] = WRP3;
Element.Data[15] = ~WRP3;
}
FILES_SetImageElement(Image,0,TRUE,Element);
if (FILES_ImageToFile((LPSTR)(LPCSTR)filename,Image) != FILES_NOERROR)
{
write_debug_info("Saving Option bytes data",0 ,0, 0, KO);
}
else write_debug_info("Saving Option bytes data",0 ,0, 0, OK);
}
}
else write_debug_info("Getting Option bytes data" ,0 ,0, 0, KO);
}
else if (strcmp(argv[arg_index-1],"--set")==0)
{
if (arg_index< argc) arg_index++;
else break;
if (strcmp(argv[arg_index-1],"--fn")==0)
{
filename = argv[arg_index];
HANDLE OPBImage;
if(!FileExist((LPCTSTR)filename))
{
printf( "file does not exist %s \n", filename);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
if (FILES_ImageFromFile((LPSTR)(LPCSTR)filename, &OPBImage, 0) == FILES_NOERROR)
{
DWORD NbElements = 0;
if (FILES_GetImageNbElement(OPBImage, &NbElements) == FILES_NOERROR)
{
if ( NbElements == 1 )
{
IMAGEELEMENT Element={0};
if (FILES_GetImageElement(OPBImage, 0, &Element) == FILES_NOERROR)
{
Element.Data= (LPBYTE)malloc(Element.dwDataLength);
if (FILES_GetImageElement(OPBImage, 0, &Element) == FILES_NOERROR)
{
RDP = Element.Data[0] ;
User = Element.Data[2] ;
Data0 = Element.Data[4] ;
Data1 = Element.Data[6] ;
WRP0 = Element.Data[8] ;
WRP1 = Element.Data[10];
WRP2 = Element.Data[12];
WRP3 = Element.Data[14];
if (TARGET_SetSIFData(User, RDP, Data0, Data1, WRP0, WRP1, WRP2, WRP3) == SUCCESS)
{
write_debug_info("Setting Option bytes data" ,0 ,0, 0, OK);
if(COM_is_Open())
COM_Close();
COM_Open();
if(STBL_Init_BL() != SUCCESS)
write_debug_info("Resetting device" ,0 ,0, 0, KO);
else
write_debug_info("Resetting device" ,0 ,0, 0, OK);
}
else
write_debug_info("Setting Option bytes data" ,0 ,0, 0, KO);
}
}
}
}
}
}
else if (strcmp(argv[arg_index-1],"--vals")==0)
{
TARGET_GetSIFData(&User, &RDP, &Data0, &Data1, &WRP0, &WRP1, &WRP2, &WRP3);
while(arg_index< argc)
{
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
arg_index++;
if(strcmp(argv[arg_index-1],"--RDP")==0) { RDP = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
else if(strcmp(argv[arg_index-1],"--User")==0) { User = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
else if(strcmp(argv[arg_index-1],"--data0")==0){ Data0 = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
else if(strcmp(argv[arg_index-1],"--data1")==0){ Data1 = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
else if(strcmp(argv[arg_index-1],"--WRP0")==0) { WRP0 = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
else if(strcmp(argv[arg_index-1],"--WRP1")==0) { WRP1 = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
else if(strcmp(argv[arg_index-1],"--WRP2")==0) { WRP2 = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
else if(strcmp(argv[arg_index-1],"--WRP3")==0) { WRP3 = _tcstoul(argv[arg_index], 0, 16);arg_index++;}
}
}
if (TARGET_SetSIFData(User, RDP, Data0, Data1, WRP0, WRP1, WRP2, WRP3) != SUCCESS)
write_debug_info("Setting Option bytes data" ,0 ,0, 0, KO);
else
{
write_debug_info("Setting Option bytes data" ,0 ,0, 0, OK);
if(COM_is_Open())
COM_Close();
COM_Open();
if(STBL_Init_BL() != SUCCESS)
write_debug_info("Resetting device" ,0 ,0, 0, KO);
else
write_debug_info("Resetting device" ,0 ,0, 0, OK);
}
arg_index--;
}
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
}
//============================ Set/Unset R/W protection ==========================
else if (strcmp(argv[arg_index],"-p")==0)
{
while(arg_index < argc)
{
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
if (arg_index< argc)
arg_index++;
else
break;
if (strcmp(argv[arg_index-1],"--erp")==0)
{
if(STBL_READOUT_PROTECT() != SUCCESS)
write_debug_info( "enabling read protection", 0 , 0, 0, KO);
else
write_debug_info( "enabling read protection", 0 , 0, 0, OK);
_sleep(TimeBO);
if(STBL_Init_BL() != SUCCESS)
write_debug_info( "reseting device", 0 , 0, 0, KO);
else
write_debug_info( "reseting device", 0 , 0, 0, OK);
arg_index--;
}
else if (strcmp(argv[arg_index-1],"--drp")==0)
{
if(STBL_READOUT_PERM_UNPROTECT() == SUCCESS)
{
write_debug_info( "disabling read protection", 0 , 0, 0, OK);
_sleep(TimeBO);
if(STBL_Init_BL() != SUCCESS)
write_debug_info( "reseting device", 0 , 0, 0, KO);
else
write_debug_info( "reseting device", 0 , 0, 0, OK);
}
else
write_debug_info( "disabling read protection", 0 , 0, 0, KO);
arg_index--;
}
else if (strcmp(argv[arg_index-1],"--ewp")==0)
{
LPBYTE sectors;
if(Is_Option(argv[arg_index])) break;
nsec = atoi(argv[arg_index]);
sectors = (LPBYTE)malloc(nsec + 1);
sectors[0] = 0;
for(int i = 1; i<= nsec; i++)
{
sectors[0]++;
arg_index++;
sectors[sectors[0]] = atoi(argv[arg_index]);
}
printf("\nenabling write protection %i sectors : ", sectors[0]);
#ifndef _VS6_USED
int i;
#endif
for(i = 1; i<= nsec; i++)
{
printf("<%i>", sectors[i]);
}
printf("\n");
if(STBL_WRITE_PROTECT(((LPBYTE)sectors)[0],&((LPBYTE)sectors)[1]) != SUCCESS)
write_debug_info( "enabling write protection", 0 , 0, 0, KO);
else
write_debug_info( "enabling write protection", 0 , 0, 0, OK);
_sleep(TimeBO);
if(STBL_Init_BL() != SUCCESS)
write_debug_info( "reseting device", 0 , 0, 0, KO);
else
write_debug_info( "reseting device", 0 , 0, 0, OK);
}
else if (strcmp(argv[arg_index-1],"--dwp")==0)
{
if(STBL_WRITE_PERM_UNPROTECT() != SUCCESS)
write_debug_info( "disabling write protection", 0 , 0, 0, KO);
else
write_debug_info( "disabling write protection", 0 , 0, 0, OK);
_sleep(TimeBO);
if(STBL_Init_BL() != SUCCESS)
write_debug_info( "reseting device", 0 , 0, 0, KO);
else
write_debug_info( "reseting device", 0 , 0, 0, OK);
arg_index--;
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
}
//============================ Run at address ========================================
else if (strcmp(argv[arg_index],"-r")==0)
{
while(arg_index < argc)
{
if (arg_index< argc-1)
arg_index++;
else
break;
if(Is_Option(argv[arg_index]))
break;
else if(Is_SubOption(argv[arg_index]))
{
if (arg_index< argc)
arg_index++;
else
break;
PMAPPINGSECTOR pSector = pmMapping->pSectors;
address = pSector->dwStartAddress;
if (strcmp(argv[arg_index-1],"--a")==0)
{
address = _tcstoul(argv[arg_index], 0, 16) ;
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
if (STBL_GO(address) == SUCCESS)
{
printf("Your code is running...\n");
}
else
{
printf( "run fails \n");
}
}
}
else
{
if (arg_index < argc - 1)
printf("bad parameter [%s] \n", argv[arg_index]);
if(COM_is_Open())
COM_Close();
printf("\n Press any key to continue ...");
getchar();
return 1;
}
}
}
Done_Success:
if (bAuto)
{
// commented
STBL_SetDtr(FALSE);
Sleep(50);
if(COM_is_Open())
COM_Close();
COM_Open();
// Reset = Low
STBL_SetRts(TRUE);
Sleep(50);
write_debug_info("Unset BOOT0 & RESET ", 0 ,0, 0, OK);
// Reset = High
STBL_SetRts(FALSE);
}
printf("\nFlashing done. Enjoy ... \n");
if(COM_is_Open())
COM_Close();
return 0;
}
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/STMFlashLoader.dsp
0,0 → 1,116
# Microsoft Developer Studio Project File - Name="STMFlashLoader" - Package Owner=<4>
# Microsoft Developer Studio Generated Build File, Format Version 6.00
# ** DO NOT EDIT **
# TARGTYPE "Win32 (x86) Console Application" 0x0103
CFG=STMFlashLoader - Win32 Debug
!MESSAGE This is not a valid makefile. To build this project using NMAKE,
!MESSAGE use the Export Makefile command and run
!MESSAGE
!MESSAGE NMAKE /f "STMFlashLoader.mak".
!MESSAGE
!MESSAGE You can specify a configuration when running NMAKE
!MESSAGE by defining the macro CFG on the command line. For example:
!MESSAGE
!MESSAGE NMAKE /f "STMFlashLoader.mak" CFG="STMFlashLoader - Win32 Debug"
!MESSAGE
!MESSAGE Possible choices for configuration are:
!MESSAGE
!MESSAGE "STMFlashLoader - Win32 Release" (based on "Win32 (x86) Console Application")
!MESSAGE "STMFlashLoader - Win32 Debug" (based on "Win32 (x86) Console Application")
!MESSAGE
# Begin Project
# PROP AllowPerConfigDependencies 0
# PROP Scc_ProjName ""$/PC/ST Generic Boot Loader/SOFTWARE", UBQAAAAA"
# PROP Scc_LocalPath ".."
CPP=cl.exe
RSC=rc.exe
!IF "$(CFG)" == "STMFlashLoader - Win32 Release"
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 0
# PROP BASE Output_Dir "Release"
# PROP BASE Intermediate_Dir "Release"
# PROP BASE Target_Dir ""
# PROP Use_MFC 2
# PROP Use_Debug_Libraries 0
# PROP Output_Dir "Release"
# PROP Intermediate_Dir "Release"
# PROP Ignore_Export_Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /W3 /GX /O2 /D "WIN32" /D "NDEBUG" /D "_CONSOLE" /D "_MBCS" /Yu"stdafx.h" /FD /c
# ADD CPP /nologo /MD /W3 /GX /O2 /D "WIN32" /D "NDEBUG" /D "_CONSOLE" /D "_MBCS" /D "_VS6_USED" /D "_AFXDLL" /FR /Yu"stdafx.h" /FD /c
# ADD BASE RSC /l 0x409 /d "NDEBUG"
# ADD RSC /l 0x409 /d "NDEBUG" /d "_AFXDLL"
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kernel32.lib user32.lib gdi32.lib winspool.lib comdlg32.lib advapi32.lib shell32.lib ole32.lib oleaut32.lib uuid.lib odbc32.lib odbccp32.lib kernel32.lib user32.lib gdi32.lib winspool.lib comdlg32.lib advapi32.lib shell32.lib ole32.lib oleaut32.lib uuid.lib odbc32.lib odbccp32.lib /nologo /subsystem:console /machine:I386
# ADD LINK32 ..\STBLLIB\Release\STBLLIB.lib ..\Files\Release\Files.lib /nologo /subsystem:console /machine:I386 /out:"..\BIN\Release\STMFlashLoader.exe"
!ELSEIF "$(CFG)" == "STMFlashLoader - Win32 Debug"
# PROP BASE Use_MFC 0
# PROP BASE Use_Debug_Libraries 1
# PROP BASE Output_Dir "Debug"
# PROP BASE Intermediate_Dir "Debug"
# PROP BASE Target_Dir ""
# PROP Use_MFC 1
# PROP Use_Debug_Libraries 1
# PROP Output_Dir "Debug"
# PROP Intermediate_Dir "Debug"
# PROP Ignore_Export_Lib 0
# PROP Target_Dir ""
# ADD BASE CPP /nologo /W3 /Gm /GX /ZI /Od /D "WIN32" /D "_DEBUG" /D "_CONSOLE" /D "_MBCS" /Yu"stdafx.h" /FD /GZ /c
# ADD CPP /nologo /MTd /W3 /Gm /GX /ZI /Od /D "WIN32" /D "_DEBUG" /D "_CONSOLE" /D "_MBCS" /D "_VS6_USED" /FR /FD /GZ /c
# SUBTRACT CPP /YX /Yc /Yu
# ADD BASE RSC /l 0x409 /d "_DEBUG"
# ADD RSC /l 0x409 /d "_DEBUG"
BSC32=bscmake.exe
# ADD BASE BSC32 /nologo
# ADD BSC32 /nologo
LINK32=link.exe
# ADD BASE LINK32 kernel32.lib user32.lib gdi32.lib winspool.lib comdlg32.lib advapi32.lib shell32.lib ole32.lib oleaut32.lib uuid.lib odbc32.lib odbccp32.lib kernel32.lib user32.lib gdi32.lib winspool.lib comdlg32.lib advapi32.lib shell32.lib ole32.lib oleaut32.lib uuid.lib odbc32.lib odbccp32.lib /nologo /subsystem:console /debug /machine:I386 /pdbtype:sept
# ADD LINK32 ..\STBLLIB\Debug\STBLLIB.lib ..\Files\Debug\Files.lib /nologo /subsystem:console /debug /machine:I386 /out:"..\BIN\Debug\STMFlashLoader.exe" /pdbtype:sept
!ENDIF
# Begin Target
# Name "STMFlashLoader - Win32 Release"
# Name "STMFlashLoader - Win32 Debug"
# Begin Group "Source Files"
# PROP Default_Filter "cpp;c;cxx;rc;def;r;odl;idl;hpj;bat"
# Begin Source File
SOURCE=.\Ini.cpp
# End Source File
# Begin Source File
SOURCE=.\StdAfx.cpp
# ADD CPP /Yc"stdafx.h"
# End Source File
# Begin Source File
SOURCE=.\STMFlashLoader.cpp
# End Source File
# End Group
# Begin Group "Header Files"
# PROP Default_Filter "h;hpp;hxx;hm;inl"
# Begin Source File
SOURCE=.\StdAfx.h
# End Source File
# End Group
# Begin Group "Resource Files"
# PROP Default_Filter "ico;cur;bmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe"
# End Group
# End Target
# End Project

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/STMFlashLoader.rc
0,0 → 1,102
// Microsoft Visual C++ generated resource script.
//
#include "resource.h"
#define APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 2 resource.
//
#include "afxres.h"
/////////////////////////////////////////////////////////////////////////////
#undef APSTUDIO_READONLY_SYMBOLS
/////////////////////////////////////////////////////////////////////////////
// English (U.S.) resources
#if !defined(AFX_RESOURCE_DLL) || defined(AFX_TARG_ENU)
#ifdef _WIN32
LANGUAGE LANG_ENGLISH, SUBLANG_ENGLISH_US
#pragma code_page(1252)
#endif //_WIN32
/////////////////////////////////////////////////////////////////////////////
//
// Version
//
VS_VERSION_INFO VERSIONINFO
FILEVERSION 2,1,0,0
PRODUCTVERSION 2,1,0,0
FILEFLAGSMASK 0x3fL
#ifdef _DEBUG
FILEFLAGS 0x1L
#else
FILEFLAGS 0x0L
#endif
FILEOS 0x40004L
FILETYPE 0x1L
FILESUBTYPE 0x0L
BEGIN
BLOCK "StringFileInfo"
BEGIN
BLOCK "040904b0"
BEGIN
VALUE "CompanyName", "STMicroelectronics"
VALUE "FileDescription", "Flash loader command line"
VALUE "FileVersion", "2, 1, 0, 0"
VALUE "InternalName", "STMFlashLoader"
VALUE "LegalCopyright", "Copyright © 2009"
VALUE "OriginalFilename", "STMFlashLoader.exe"
VALUE "ProductName", "STMicroelectronics STMFlashLoader"
VALUE "ProductVersion", "2, 1, 0, 0"
END
END
BLOCK "VarFileInfo"
BEGIN
VALUE "Translation", 0x409, 1200
END
END
#ifdef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//
// TEXTINCLUDE
//
1 TEXTINCLUDE
BEGIN
"resource.h\0"
END
2 TEXTINCLUDE
BEGIN
"#include ""afxres.h""\r\n"
"\0"
END
3 TEXTINCLUDE
BEGIN
"\r\n"
"\0"
END
#endif // APSTUDIO_INVOKED
#endif // English (U.S.) resources
/////////////////////////////////////////////////////////////////////////////
#ifndef APSTUDIO_INVOKED
/////////////////////////////////////////////////////////////////////////////
//
// Generated from the TEXTINCLUDE 3 resource.
//
/////////////////////////////////////////////////////////////////////////////
#endif // not APSTUDIO_INVOKED

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/STMFlashLoader.vcproj
0,0 → 1,281
<?xml version="1.0" encoding="Windows-1252"?>
<VisualStudioProject
ProjectType="Visual C++"
Version="8.00"
Name="STMFlashLoader"
ProjectGUID="{5DED8251-B239-46C2-B2EE-087FF8D46398}"
Keyword="MFCProj"
>
<Platforms>
<Platform
Name="Win32"
/>
</Platforms>
<ToolFiles>
</ToolFiles>
<Configurations>
<Configuration
Name="Release|Win32"
OutputDirectory=".\Release"
IntermediateDirectory=".\Release"
ConfigurationType="1"
InheritedPropertySheets="$(VCInstallDir)VCProjectDefaults\UpgradeFromVC60.vsprops"
UseOfMFC="0"
ATLMinimizesCRunTimeLibraryUsage="false"
CharacterSet="2"
>
<Tool
Name="VCPreBuildEventTool"
/>
<Tool
Name="VCCustomBuildTool"
/>
<Tool
Name="VCXMLDataGeneratorTool"
/>
<Tool
Name="VCWebServiceProxyGeneratorTool"
/>
<Tool
Name="VCMIDLTool"
TypeLibraryName=".\Release/STMFlashLoader.tlb"
HeaderFileName=""
/>
<Tool
Name="VCCLCompilerTool"
Optimization="2"
InlineFunctionExpansion="1"
PreprocessorDefinitions="WIN32;NDEBUG;_CONSOLE"
StringPooling="true"
RuntimeLibrary="0"
EnableFunctionLevelLinking="true"
PrecompiledHeaderFile=".\Release/STMFlashLoader.pch"
AssemblerListingLocation=".\Release/"
ObjectFile=".\Release/"
ProgramDataBaseFileName=".\Release/"
WarningLevel="2"
SuppressStartupBanner="true"
/>
<Tool
Name="VCManagedResourceCompilerTool"
/>
<Tool
Name="VCResourceCompilerTool"
PreprocessorDefinitions="NDEBUG"
Culture="1033"
/>
<Tool
Name="VCPreLinkEventTool"
/>
<Tool
Name="VCLinkerTool"
AdditionalDependencies="&quot;..\STBLLIB\Release\STBLLIB.lib&quot; ..\Files\Release\Files.lib odbc32.lib odbccp32.lib"
OutputFile="..\BIN\Release\STMFlashLoader.exe"
LinkIncremental="1"
SuppressStartupBanner="true"
ProgramDatabaseFile=".\Release/STMFlashLoader.pdb"
SubSystem="1"
TargetMachine="1"
/>
<Tool
Name="VCALinkTool"
/>
<Tool
Name="VCManifestTool"
/>
<Tool
Name="VCXDCMakeTool"
/>
<Tool
Name="VCBscMakeTool"
SuppressStartupBanner="true"
OutputFile=".\Release/STMFlashLoader.bsc"
/>
<Tool
Name="VCFxCopTool"
/>
<Tool
Name="VCAppVerifierTool"
/>
<Tool
Name="VCWebDeploymentTool"
/>
<Tool
Name="VCPostBuildEventTool"
/>
</Configuration>
<Configuration
Name="Debug|Win32"
OutputDirectory=".\Debug"
IntermediateDirectory=".\Debug"
ConfigurationType="1"
InheritedPropertySheets="$(VCInstallDir)VCProjectDefaults\UpgradeFromVC60.vsprops"
UseOfMFC="1"
ATLMinimizesCRunTimeLibraryUsage="false"
CharacterSet="2"
>
<Tool
Name="VCPreBuildEventTool"
/>
<Tool
Name="VCCustomBuildTool"
/>
<Tool
Name="VCXMLDataGeneratorTool"
/>
<Tool
Name="VCWebServiceProxyGeneratorTool"
/>
<Tool
Name="VCMIDLTool"
TypeLibraryName=".\Debug/STMFlashLoader.tlb"
HeaderFileName=""
/>
<Tool
Name="VCCLCompilerTool"
Optimization="0"
PreprocessorDefinitions="WIN32;_DEBUG;_CONSOLE"
MinimalRebuild="true"
BasicRuntimeChecks="3"
RuntimeLibrary="1"
PrecompiledHeaderFile=".\Debug/STMFlashLoader.pch"
AssemblerListingLocation=".\Debug/"
ObjectFile=".\Debug/"
ProgramDataBaseFileName=".\Debug/"
BrowseInformation="1"
WarningLevel="2"
SuppressStartupBanner="true"
DebugInformationFormat="4"
/>
<Tool
Name="VCManagedResourceCompilerTool"
/>
<Tool
Name="VCResourceCompilerTool"
PreprocessorDefinitions="_DEBUG"
Culture="1033"
/>
<Tool
Name="VCPreLinkEventTool"
/>
<Tool
Name="VCLinkerTool"
AdditionalDependencies="&quot;..\STBLLIB\Release\STBLLIB.lib&quot; ..\Files\Release\Files.lib"
OutputFile="..\BIN\Debug\STMFlashLoader.exe"
LinkIncremental="2"
SuppressStartupBanner="true"
GenerateDebugInformation="true"
ProgramDatabaseFile=".\Debug/STMFlashLoader.pdb"
SubSystem="1"
TargetMachine="1"
/>
<Tool
Name="VCALinkTool"
/>
<Tool
Name="VCManifestTool"
/>
<Tool
Name="VCXDCMakeTool"
/>
<Tool
Name="VCBscMakeTool"
SuppressStartupBanner="true"
OutputFile=".\Debug/STMFlashLoader.bsc"
/>
<Tool
Name="VCFxCopTool"
/>
<Tool
Name="VCAppVerifierTool"
/>
<Tool
Name="VCWebDeploymentTool"
/>
<Tool
Name="VCPostBuildEventTool"
/>
</Configuration>
</Configurations>
<References>
</References>
<Files>
<Filter
Name="Source Files"
Filter="cpp;c;cxx;rc;def;r;odl;idl;hpj;bat"
>
<File
RelativePath=".\Ini.cpp"
>
</File>
<File
RelativePath="StdAfx.cpp"
>
<FileConfiguration
Name="Release|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
UsePrecompiledHeader="1"
PrecompiledHeaderThrough="stdafx.h"
/>
</FileConfiguration>
<FileConfiguration
Name="Debug|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
UsePrecompiledHeader="1"
PrecompiledHeaderThrough="stdafx.h"
/>
</FileConfiguration>
</File>
<File
RelativePath="STMFlashLoader.cpp"
>
<FileConfiguration
Name="Release|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
/>
</FileConfiguration>
<FileConfiguration
Name="Debug|Win32"
>
<Tool
Name="VCCLCompilerTool"
PreprocessorDefinitions=""
/>
</FileConfiguration>
</File>
<File
RelativePath=".\STMFlashLoader.rc"
>
</File>
</Filter>
<Filter
Name="Header Files"
Filter="h;hpp;hxx;hm;inl"
>
<File
RelativePath=".\Ini.h"
>
</File>
<File
RelativePath="StdAfx.h"
>
</File>
</Filter>
<Filter
Name="Resource Files"
Filter="ico;cur;bmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe"
>
</Filter>
</Files>
<Globals>
</Globals>
</VisualStudioProject>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/STMFlashLoader.vcxproj
0,0 → 1,154
<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="4.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
<ItemGroup Label="ProjectConfigurations">
<ProjectConfiguration Include="Debug|Win32">
<Configuration>Debug</Configuration>
<Platform>Win32</Platform>
</ProjectConfiguration>
<ProjectConfiguration Include="Release|Win32">
<Configuration>Release</Configuration>
<Platform>Win32</Platform>
</ProjectConfiguration>
<ProjectConfiguration Include="Template|Win32">
<Configuration>Template</Configuration>
<Platform>Win32</Platform>
</ProjectConfiguration>
</ItemGroup>
<PropertyGroup Label="Globals">
<SccProjectName>
</SccProjectName>
<SccLocalPath>
</SccLocalPath>
<Keyword>MFCProj</Keyword>
</PropertyGroup>
<Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Template|Win32'" Label="Configuration">
<ConfigurationType>Application</ConfigurationType>
</PropertyGroup>
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
<ConfigurationType>Application</ConfigurationType>
<UseOfMfc>Dynamic</UseOfMfc>
<CharacterSet>MultiByte</CharacterSet>
</PropertyGroup>
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
<ConfigurationType>Application</ConfigurationType>
<UseOfMfc>Static</UseOfMfc>
<CharacterSet>MultiByte</CharacterSet>
</PropertyGroup>
<Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
<ImportGroup Label="ExtensionSettings">
</ImportGroup>
<ImportGroup Label="PropertySheets" Condition="'$(Configuration)|$(Platform)'=='Template|Win32'">
<Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
</ImportGroup>
<ImportGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="PropertySheets">
<Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
<Import Project="$(VCTargetsPath)Microsoft.Cpp.UpgradeFromVC60.props" />
</ImportGroup>
<ImportGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="PropertySheets">
<Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
<Import Project="$(VCTargetsPath)Microsoft.Cpp.UpgradeFromVC60.props" />
</ImportGroup>
<PropertyGroup Label="UserMacros" />
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
<OutDir>.\Debug\</OutDir>
<IntDir>.\Debug\</IntDir>
<LinkIncremental>true</LinkIncremental>
</PropertyGroup>
<PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
<OutDir>.\Release\</OutDir>
<IntDir>.\Release\</IntDir>
<LinkIncremental>false</LinkIncremental>
</PropertyGroup>
<ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
<ClCompile>
<RuntimeLibrary>MultiThreadedDebug</RuntimeLibrary>
<InlineFunctionExpansion>Default</InlineFunctionExpansion>
<FunctionLevelLinking>false</FunctionLevelLinking>
<Optimization>Disabled</Optimization>
<SuppressStartupBanner>true</SuppressStartupBanner>
<WarningLevel>Level3</WarningLevel>
<MinimalRebuild>true</MinimalRebuild>
<DebugInformationFormat>EditAndContinue</DebugInformationFormat>
<PreprocessorDefinitions>WIN32;_DEBUG;_CONSOLE;%(PreprocessorDefinitions)</PreprocessorDefinitions>
<AssemblerListingLocation>.\Debug\</AssemblerListingLocation>
<BrowseInformation>true</BrowseInformation>
<PrecompiledHeaderOutputFile>.\Debug\STMFlashLoader.pch</PrecompiledHeaderOutputFile>
<PrecompiledHeader>
</PrecompiledHeader>
<ObjectFileName>.\Debug\</ObjectFileName>
<ProgramDataBaseFileName>.\Debug\</ProgramDataBaseFileName>
<BasicRuntimeChecks>EnableFastChecks</BasicRuntimeChecks>
</ClCompile>
<Midl>
<TypeLibraryName>.\Debug\STMFlashLoader.tlb</TypeLibraryName>
</Midl>
<ResourceCompile>
<Culture>0x0409</Culture>
<PreprocessorDefinitions>_DEBUG;%(PreprocessorDefinitions)</PreprocessorDefinitions>
</ResourceCompile>
<Bscmake>
<SuppressStartupBanner>true</SuppressStartupBanner>
<OutputFile>.\Debug\STMFlashLoader.bsc</OutputFile>
</Bscmake>
<Link>
<SuppressStartupBanner>true</SuppressStartupBanner>
<GenerateDebugInformation>true</GenerateDebugInformation>
<SubSystem>Console</SubSystem>
<OutputFile>..\BIN\Debug\STMFlashLoader.exe</OutputFile>
<AdditionalDependencies>..\STBLLIB\Debug\STBLLIB.lib;..\Files\Debug\Files.lib;%(AdditionalDependencies)</AdditionalDependencies>
</Link>
</ItemDefinitionGroup>
<ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
<ClCompile>
<RuntimeLibrary>MultiThreadedDLL</RuntimeLibrary>
<InlineFunctionExpansion>OnlyExplicitInline</InlineFunctionExpansion>
<StringPooling>true</StringPooling>
<FunctionLevelLinking>true</FunctionLevelLinking>
<Optimization>MaxSpeed</Optimization>
<SuppressStartupBanner>true</SuppressStartupBanner>
<WarningLevel>Level3</WarningLevel>
<PreprocessorDefinitions>WIN32;NDEBUG;_CONSOLE;%(PreprocessorDefinitions)</PreprocessorDefinitions>
<AssemblerListingLocation>.\Release\</AssemblerListingLocation>
<BrowseInformation>true</BrowseInformation>
<PrecompiledHeaderOutputFile>.\Release\STMFlashLoader.pch</PrecompiledHeaderOutputFile>
<PrecompiledHeader>Use</PrecompiledHeader>
<PrecompiledHeaderFile>stdafx.h</PrecompiledHeaderFile>
<ObjectFileName>.\Release\</ObjectFileName>
<ProgramDataBaseFileName>.\Release\</ProgramDataBaseFileName>
</ClCompile>
<Midl>
<TypeLibraryName>.\Release\STMFlashLoader.tlb</TypeLibraryName>
</Midl>
<ResourceCompile>
<Culture>0x0409</Culture>
<PreprocessorDefinitions>NDEBUG;%(PreprocessorDefinitions)</PreprocessorDefinitions>
</ResourceCompile>
<Bscmake>
<SuppressStartupBanner>true</SuppressStartupBanner>
<OutputFile>.\Release\STMFlashLoader.bsc</OutputFile>
</Bscmake>
<Link>
<SuppressStartupBanner>true</SuppressStartupBanner>
<SubSystem>Console</SubSystem>
<OutputFile>..\BIN\Release\STMFlashLoader.exe</OutputFile>
<AdditionalDependencies>..\STBLLIB\Release\STBLLIB.lib;..\Files\Release\Files.lib;%(AdditionalDependencies)</AdditionalDependencies>
</Link>
</ItemDefinitionGroup>
<ItemGroup>
<ClCompile Include="Ini.cpp" />
<ClCompile Include="StdAfx.cpp">
<PrecompiledHeader Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Create</PrecompiledHeader>
<PrecompiledHeaderFile Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">stdafx.h</PrecompiledHeaderFile>
<PrecompiledHeader Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Create</PrecompiledHeader>
<PrecompiledHeaderFile Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">stdafx.h</PrecompiledHeaderFile>
</ClCompile>
<ClCompile Include="STMFlashLoader.cpp" />
</ItemGroup>
<ItemGroup>
<ClInclude Include="StdAfx.h" />
</ItemGroup>
<Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
<ImportGroup Label="ExtensionTargets">
</ImportGroup>
</Project>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/STMFlashLoader.vcxproj.filters
0,0 → 1,33
<?xml version="1.0" encoding="utf-8"?>
<Project ToolsVersion="4.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
<ItemGroup>
<Filter Include="Source Files">
<UniqueIdentifier>{ac980f17-2122-4126-9ae5-5592b88d1599}</UniqueIdentifier>
<Extensions>cpp;c;cxx;rc;def;r;odl;idl;hpj;bat</Extensions>
</Filter>
<Filter Include="Header Files">
<UniqueIdentifier>{fc26f28a-0bb7-4eef-beb8-e5048a0bf5c0}</UniqueIdentifier>
<Extensions>h;hpp;hxx;hm;inl</Extensions>
</Filter>
<Filter Include="Resource Files">
<UniqueIdentifier>{fe09c62c-5ad9-49f3-95e7-210be25edff9}</UniqueIdentifier>
<Extensions>ico;cur;bmp;dlg;rc2;rct;bin;rgs;gif;jpg;jpeg;jpe</Extensions>
</Filter>
</ItemGroup>
<ItemGroup>
<ClCompile Include="Ini.cpp">
<Filter>Source Files</Filter>
</ClCompile>
<ClCompile Include="StdAfx.cpp">
<Filter>Source Files</Filter>
</ClCompile>
<ClCompile Include="STMFlashLoader.cpp">
<Filter>Source Files</Filter>
</ClCompile>
</ItemGroup>
<ItemGroup>
<ClInclude Include="StdAfx.h">
<Filter>Header Files</Filter>
</ClInclude>
</ItemGroup>
</Project>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/STMFlashLoader.vcxproj.user
0,0 → 1,3
<?xml version="1.0" encoding="utf-8"?>
<Project ToolsVersion="4.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
</Project>

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/StdAfx.cpp
0,0 → 1,9
// stdafx.cpp : source file that includes just the standard includes
// STMFlashLoader.pch will be the pre-compiled header
// stdafx.obj will contain the pre-compiled type information
#include "stdafx.h"
// TODO: reference any additional headers you need in STDAFX.H
// and not in this file

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/StdAfx.h
0,0 → 1,22
#if !defined(AFX_STDAFX_H__0581A7FA_DEC6_4D61_B47A_826059363FA9__INCLUDED_)
#define AFX_STDAFX_H__0581A7FA_DEC6_4D61_B47A_826059363FA9__INCLUDED_
#if _MSC_VER > 1000
#pragma once
#endif // _MSC_VER > 1000
#define WIN32_LEAN_AND_MEAN // Exclude rarely-used stuff from Windows headers
#include <stdio.h>
#include <afxcmn.h> // MFC support for Windows Common Controls
#include "../Files/Files.h"
// TODO: reference additional headers your program requires here
//{{AFX_INSERT_LOCATION}}
// Microsoft Visual C++ will insert additional declarations immediately before the previous line.
#endif // !defined(AFX_STDAFX_H__0581A7FA_DEC6_4D61_B47A_826059363FA9__INCLUDED_)

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMFlashLoader/resource.h
0,0 → 1,15
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
// Used by STMFlashLoader.rc
//
// Next default values for new objects
//
#ifdef APSTUDIO_INVOKED
#ifndef APSTUDIO_READONLY_SYMBOLS
#define _APS_NEXT_RESOURCE_VALUE 101
#define _APS_NEXT_COMMAND_VALUE 40001
#define _APS_NEXT_CONTROL_VALUE 1000
#define _APS_NEXT_SYMED_VALUE 101
#endif
#endif

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMicroelectronics Flash Loader project.dsw
0,0 → 1,52
Microsoft Developer Studio Workspace File, Format Version 6.00
# WARNING: DO NOT EDIT OR DELETE THIS WORKSPACE FILE!
###############################################################################
Project: "STBLLIB"=".\STBLLIB\STBLLIB.dsp" - Package Owner=<4>
Package=<5>
{{{
begin source code control
"$/PC/ST Generic Boot Loader/SOFTWARE", UBQAAAAA
.
end source code control
}}}
Package=<4>
{{{
}}}
###############################################################################
Project: "STMFlashLoader"=".\STMFlashLoader\STMFlashLoader.dsp" - Package Owner=<4>
Package=<5>
{{{
begin source code control
"$/PC/ST Generic Boot Loader/SOFTWARE", UBQAAAAA
.
end source code control
}}}
Package=<4>
{{{
Begin Project Dependency
Project_Dep_Name STBLLIB
End Project Dependency
}}}
###############################################################################
Global:
Package=<5>
{{{
}}}
Package=<3>
{{{
}}}
###############################################################################

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STMicroelectronics Flash Loader project.opensdf
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STUARTBLLIB/STUARTBLLIB.h
0,0 → 1,486
/******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
* File Name : STUARTBLLIB.h
* Author : MCD Application Team
* Version : v2.2.0
* Date : 05/03/2010
* Description : Defines the system memory boot loader protocol interface
********************************************************************************
* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*******************************************************************************/
#ifndef STDLIB_H
#define STDLIB_H
#include "StdAfx.h"
#include "../CRs232/rs232.h"
#ifdef STUARTBLLIB_EXPORTS
#define STUARTBLLIB_API __declspec(dllexport)
#else
#define STUARTBLLIB_API __declspec(dllimport)
#endif
const BYTE INIT_CON = 0x7F;
const BYTE GET_CMD = 0x00; //Get the version and the allowed commands supported by the current version of the boot loader
const BYTE GET_VER_ROPS_CMD = 0x01; //Get the BL version and the Read Protection status of the NVM
const BYTE GET_ID_CMD = 0x02; //Get the chip ID
const BYTE SET_SPEED_CMD = 0x03; //set the new baudrate
const BYTE READ_CMD = 0x11; //Read up to 256 bytes of memory starting from an address specified by the user
const BYTE GO_CMD = 0x21; //Jump to an address specified by the user to execute (a loaded) code
const BYTE WRITE_CMD = 0x31; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
const BYTE ERASE_CMD = 0x43; //Erase from one to all the NVM sectors
const BYTE ERASE_EXT_CMD = 0x44; //Erase from one to all the NVM sectors
const BYTE WRITE_PROTECT_CMD = 0x63; //Enable the write protection in a permanent way for some sectors
const BYTE WRITE_TEMP_UNPROTECT_CMD = 0x71; //Disable the write protection in a temporary way for all NVM sectors
const BYTE WRITE_PERM_UNPROTECT_CMD = 0x73; //Disable the write protection in a permanent way for all NVM sectors
const BYTE READOUT_PROTECT_CMD = 0x82; //Enable the readout protection in a permanent way
const BYTE READOUT_TEMP_UNPROTECT_CMD = 0x91; //Disable the readout protection in a temporary way
const BYTE READOUT_PERM_UNPROTECT_CMD = 0x92; //Disable the readout protection in a permanent way
const BYTE SUCCESS = 0x00; // No error
const BYTE ERROR_OFFSET = 0x00; //error offset
const BYTE COM_ERROR_OFFSET = ERROR_OFFSET + 0x00;
const BYTE NO_CON_AVAILABLE = COM_ERROR_OFFSET + 0x01; // No serial port opened
const BYTE COM_ALREADY_OPENED = COM_ERROR_OFFSET + 0x02; // Serial port already opened
const BYTE CANT_OPEN_COM = COM_ERROR_OFFSET + 0x03; // Fail to open serial port
const BYTE SEND_FAIL = COM_ERROR_OFFSET + 0x04; // send over serial port fail
const BYTE READ_FAIL = COM_ERROR_OFFSET + 0x05; // Read from serial port fail
const BYTE SYS_MEM_ERROR_OFFSET = ERROR_OFFSET + 0x10;
const BYTE CANT_INIT_BL = SYS_MEM_ERROR_OFFSET + 0x01; // Fail to start system memory BL
const BYTE UNREOGNIZED_DEVICE = SYS_MEM_ERROR_OFFSET + 0x02; // Unreconized device
const BYTE CMD_NOT_ALLOWED = SYS_MEM_ERROR_OFFSET + 0x03; // Command not allowed
const BYTE CMD_FAIL = SYS_MEM_ERROR_OFFSET + 0x04; // command failed
const BYTE PROGRAM_ERROR_OFFSET = ERROR_OFFSET + 0x20;
const BYTE INPUT_PARAMS_ERROR = PROGRAM_ERROR_OFFSET + 0x01;
const BYTE INPUT_PARAMS_MEMORY_ALLOCATION_ERROR = PROGRAM_ERROR_OFFSET + 0x02;
enum ACKS {UNDEFINED=0x00, ST75=0x75, ST79=0x79};
enum INTERFACE_TYPE {UART, CAN};
enum EBaudRate { brCustom,br110, br300, br600, br1200, br2400, br4800, br9600, br14400, br19200, br38400,
br56000, br57600, br115200, br128000, br256000 };// Port Numbers ( custom or COM1..COM16 }
enum EPortNumber { pnCustom,pnCOM1, pnCOM2, pnCOM3, pnCOM4, pnCOM5, pnCOM6, pnCOM7,pnCOM8, pnCOM9, pnCOM10,
pnCOM11, pnCOM12, pnCOM13,pnCOM14, pnCOM15, pnCOM16 };// Data bits ( 5, 6, 7, 8 }
enum EDataBits { db5BITS, db6BITS, db7BITS, db8BITS };
// Stop bits ( 1, 1.5, 2 }
enum EStopBits { sb1BITS, sb1HALFBITS, sb2BITS };
// Parity ( None, odd, even, mark, space }
enum EParity { ptNONE, ptODD, ptEVEN, ptMARK, ptSPACE };
// Hardware Flow Control ( None, None + RTS always on, RTS/CTS }
enum EHwFlowControl { hfNONE, hfNONERTSON, hfRTSCTS };
// Software Flow Control ( None, XON/XOFF }
enum ESwFlowControl { sfNONE, sfXONXOFF };
// What to do with incomplete (incoming} packets ( Discard, Pass }
enum EPacketMode { pmDiscard, pmPass };
enum OPERATION {NONE, ERASE, UPLOAD, DNLOAD, DIS_R_PROT, DIS_W_PROT, ENA_R_PROT, ENA_W_PROT};
typedef struct RESULT
{
OPERATION operation;
char* filename;
HANDLE Image;
}* LPRESULT;
typedef struct Commands
{
BOOL GET_CMD ; //Get the version and the allowed commands supported by the current version of the boot loader
BOOL GET_VER_ROPS_CMD ; //Get the BL version and the Read Protection status of the NVM
BOOL GET_ID_CMD ; //Get the chip ID
BOOL SET_SPEED_CMD ; //Change the CAN baudrate
BOOL READ_CMD ; //Read up to 256 bytes of memory starting from an address specified by the user
BOOL GO_CMD ; //Jump to an address specified by the user to execute (a loaded) code
BOOL WRITE_CMD ; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
BOOL ERASE_CMD ; //Erase from one to all the NVM sectors
BOOL ERASE_EXT_CMD ; //Erase from one to all the NVM sectors
BOOL WRITE_PROTECT_CMD ; //Enable the write protection in a permanent way for some sectors
BOOL WRITE_TEMP_UNPROTECT_CMD ; //Disable the write protection in a temporary way for all NVM sectors
BOOL WRITE_PERM_UNPROTECT_CMD ; //Disable the write protection in a permanent way for all NVM sectors
BOOL READOUT_PROTECT_CMD ; //Enable the readout protection in a permanent way
BOOL READOUT_TEMP_UNPROTECT_CMD ; //Disable the readout protection in a temporary way
BOOL READOUT_PERM_UNPROTECT_CMD ; //Disable the readout protection in a permanent way
}* LPCommands;
typedef struct TARGET_DESCRIPTOR
{
BYTE Version ;
BYTE CmdCount ;
BYTE PIDLen ;
BYTE* PID ;
BYTE ROPE ;
BYTE ROPD ;
BOOL GET_CMD ; //Get the version and the allowed commands supported by the current version of the boot loader
BOOL GET_VER_ROPS_CMD ; //Get the BL version and the Read Protection status of the NVM
BOOL GET_ID_CMD ; //Get the chip ID
BOOL SET_SPEED_CMD ;
BOOL READ_CMD ; //Read up to 256 bytes of memory starting from an address specified by the user
BOOL GO_CMD ; //Jump to an address specified by the user to execute (a loaded) code
BOOL WRITE_CMD ; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
BOOL ERASE_CMD ; //Erase from one to all the NVM sectors
BOOL ERASE_EXT_CMD ; //Erase from one to all the NVM sectors
BOOL WRITE_PROTECT_CMD ; //Enable the write protection in a permanent way for some sectors
BOOL WRITE_TEMP_UNPROTECT_CMD ; //Disable the write protection in a temporary way for all NVM sectors
BOOL WRITE_PERM_UNPROTECT_CMD ; //Disable the write protection in a permanent way for all NVM sectors
BOOL READOUT_PERM_PROTECT_CMD ; //Enable the readout protection in a permanent way
BOOL READOUT_TEMP_UNPROTECT_CMD ; //Disable the readout protection in a temporary way
BOOL READOUT_PERM_UNPROTECT_CMD ; //Disable the readout protection in a permanent way
}* LPTARGET_DESCRIPTOR;
typedef struct STBL_Request
{
BYTE _cmd;
DWORD _address;
WORD _length;
BYTE _nbSectors;
LPTARGET_DESCRIPTOR _target;
LPBYTE _data;
WORD _wbSectors;
}* LPSTBL_Request;
extern "C"
{
/************************************************************************************/
/* SET COMMUNICATION INTERFACE TYPE
/* UART - ...
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_SetComIntType(BYTE com_int_type);
/************************************************************************************/
/* GET PROGRESS STATE
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE GetProgress(LPBYTE progress);
/************************************************************************************/
/* GET ACTIVITY TIME
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE GetActivityTime(LPDWORD time);
/************************************************************************************/
/* SET ACTIVITY TIME
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE SetActivityTime(DWORD time);
/************************************************************************************/
/* GetFlashSize
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_GetFlashSize(DWORD Addr, LPWORD val);
/************************************************************************************/
/* GetRAMSize
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_GetMemoryAddress(DWORD Addr, LPBYTE val);
/************************************************************************************/
/* GetRDPOptionByte
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_GetRDPOptionByte(LPBYTE RDP);
/************************************************************************************/
/* GetWRPOptionBytes
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_GetWRPOptionBytes(LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
/************************************************************************************/
/* Basic function to send a request
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE Send_RQ(LPSTBL_Request pRQ);
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE SetCOMSettings(int numPort, long speedInBaud, int nbBit,
int parity, float nbStopBit);
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
/*STUARTBLLIB_API BYTE ESetCOMSettings(EPortNumber numPort, EBaudRate speedInBaud, EDataBits nbBit,
EParity parity, EStopBits nbStopBit);*/
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE COM_Open();
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE COM_Close();
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_SetSpeed(DWORD speed);
/************************************************************************************/
/*
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_Init_BL();
/************************************************************************************/
/* 0x00; //Get the version and the allowed commands supported by the current version of the boot loader
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_GET(LPBYTE Version, LPCommands pCmds);
/************************************************************************************/
/* 0x01; //Get the BL version and the Read Protection status of the NVM
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_GET_VER_ROPS(LPBYTE Version, LPBYTE ROPEnabled, LPBYTE ROPDisabled);
/************************************************************************************/
/* 0x02; //Get the chip ID
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_GET_ID(LPBYTE size, LPBYTE pID);
/************************************************************************************/
/* 0x11; //Read up to 256 bytes of memory starting from an address specified by the user
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_READ(DWORD Address, BYTE Size, LPBYTE pData);
/************************************************************************************/
/* 0x21; //Jump to an address specified by the user to execute (a loaded) code
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_GO(DWORD Address);
/************************************************************************************/
/* 0x31; //Write maximum 256 bytes to the RAM or the NVM starting from an address specified by the user
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_WRITE(DWORD address, BYTE size, LPBYTE pData);
/************************************************************************************/
/* 0x43; //Erase from one to all the NVM sectors
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_ERASE(WORD NbSectors, LPBYTE pSectors);
/************************************************************************************/
/* 0x63; //Enable the write protection in a permanent way for some sectors
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_WRITE_PROTECT(BYTE NbSectors, LPBYTE pSectors);
/************************************************************************************/
/* 0x71; //Disable the write protection in a temporary way for all NVM sectors
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_WRITE_TEMP_UNPROTECT();
/************************************************************************************/
/* 0x73; //Disable the write protection in a permanent way for all NVM sectors
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_WRITE_PERM_UNPROTECT();
/************************************************************************************/
/* 0x82; //Enable the readout protection in a permanent way
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_READOUT_PROTECT();
/************************************************************************************/
/* 0x91; //Disable the readout protection in a temporary way
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_READOUT_TEMP_UNPROTECT();
/************************************************************************************/
/* 0x92; //Disable the readout protection in a permanent way
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_READOUT_PERM_UNPROTECT();
/************************************************************************************/
/* UPLOAD
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_UPLOAD(DWORD Address, LPBYTE pData, DWORD Length);
/************************************************************************************/
/* VERIFY
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_VERIFY(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
/************************************************************************************/
/* DNLOAD
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_DNLOAD(DWORD Address, LPBYTE pData, DWORD Length,BOOL bTruncateLeadFFForDnLoad);
/************************************************************************************/
/* SET PACKET SIZE
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE SetPaketSize(BYTE size);
/************************************************************************************/
/* GET PACKET SIZE
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE GetPaketSize(LPBYTE size);
/************************************************************************************/
/* GetAckValue
/*
/*
/************************************************************************************/
STUARTBLLIB_API ACKS GetAckValue();
/************************************************************************************/
/* IsConnected
/*
/*
/************************************************************************************/
STUARTBLLIB_API BOOL COM_is_Open();
/************************************************************************************/
/* SetTimeOut
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE SetTimeOut(DWORD vms);
/************************************************************************************/
/* GetUserOptionByte
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_GetUserOptionByte(LPBYTE User);
/************************************************************************************/
/* GetDataOptionByte
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_GetDataOptionByte(LPBYTE Data0, LPBYTE Data1);
/************************************************************************************/
/* SetSIFData
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_SetSIFData(BYTE User, BYTE RDP, BYTE Data0, BYTE Data1,
BYTE WRP0, BYTE WRP1, BYTE WRP2, BYTE WRP3);
/************************************************************************************/
/* GetSIFData
/*
/*
/************************************************************************************/
STUARTBLLIB_API BYTE TARGET_GetSIFData(LPBYTE User, LPBYTE RDP, LPBYTE Data0, LPBYTE Data1,
LPBYTE WRP0, LPBYTE WRP1, LPBYTE WRP2, LPBYTE WRP3);
/************************************************************************************/
/* Set Rts Line State
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_SetRts(BOOL Val);
/************************************************************************************/
/* Set Dtr Line State
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_SetDtr(BOOL Val);
/************************************************************************************/
/* Set the state of TXD. Return: true if success.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_setTxd(BOOL val);
/************************************************************************************/
/* Return: The state of CTS.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_getCts(BOOL* pval);
/************************************************************************************/
/* Return: The state of DTR.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_getDtr(BOOL* pval);
/************************************************************************************/
/* Return: The state of RI.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_getRi(BOOL* pval);
/************************************************************************************/
/* Return: The state of DTR.
/* High = TRUE
/* Low = FALSE
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_getCd(BOOL* pval);
/************************************************************************************/
/* Set Echo Mode
/* 0 = Echo Disabled
/* 1 = Echo Back Enabled
/* 2 = Listen Echo Enabled
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_SetEcho(int val);
/************************************************************************************/
/* SetFlowControl : Enable/Disable Flow Control of DTR and RTS
/* FALSE = Disabled
/* TRUE = Enabled
/************************************************************************************/
STUARTBLLIB_API BYTE STBL_SetFlowControl(bool val);
}
#endif
/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE******/

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/STUARTBLLIB/resource.h
0,0 → 1,15
//{{NO_DEPENDENCIES}}
// Microsoft Developer Studio generated include file.
// Used by STUARTBLLIB.rc
//
// Next default values for new objects
//
#ifdef APSTUDIO_INVOKED
#ifndef APSTUDIO_READONLY_SYMBOLS
#define _APS_NEXT_RESOURCE_VALUE 101
#define _APS_NEXT_COMMAND_VALUE 40001
#define _APS_NEXT_CONTROL_VALUE 1000
#define _APS_NEXT_SYMED_VALUE 101
#endif
#endif

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/ipch/stmflashloader-15f8c9e3/stmflashloader-56063049.ipch
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Src/ipch/stmflashloader-15f8c9e3/stmflashloader-8230570f.ipch
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Conf/Default.conf
0,0 → 1,75
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : Default.conf
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : Defines the default parameters configuration
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[INTERFACE]
comm_int=0
[Serial]
PortNumber=2
BaudRate=0
DataBits=3
Parity=2
StopBits=0
TimeOut=4
Echo=0
[MCUs]
f1=STM32F1
f2=STR75x
f3=STM8
f4=STR91xFA
[f1]
ADDR_RAM_SIZE =1FFFF7E2;
ADDR_FLASH_SIZE=1FFFF7E0;
[f2]
AN=AN2430
Title=STR75x System Memory boot mode
ADDR_RAM_SIZE =FFFFFFFF;
ADDR_FLASH_SIZE=FFFFFFFF;
[f3]
ADDR_RAM_SIZE =FFFFFFFF;
ADDR_FLASH_SIZE=FFFFFFFF;
[f4]
ADDR_RAM_SIZE =FFFFFFFF;
ADDR_FLASH_SIZE=FFFFFFFF;
[Operation]
Index=2
Verify=0
Run=0
Optimize=1
EROP=0
DisEna=1
RW=1
RunAddress=8000000
Family=0
ApplyOPB=0
EraseDnLoad=1
[Files]
DownloadExt=*.hex
UploadExt=*.hex
OPBExt=*.bin
Download=C:\Users\kakl\Documents\ARM\KAKL\LED_Blink\bin\LED_Blink.hex
Upload=
OPBFile=

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Doc/UM0462.pdf
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
Property changes:
Added: svn:mime-type
+application/octet-stream
\ No newline at end of property

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Doc/UM0516.pdf
0,0 → 1,4552
%PDF-1.4
%ÿÿÿþ
634 0 obj
<</Metadata 631 0 R/Names 635 0 R/OpenAction<</Type/Action/S/GoTo/D[636 0 R/XYZ null null null]>>/Outlines 657 0 R/PageLabels 625 0 R/PageMode/UseOutlines/Pages 627 0 R/Type/Catalog/PageLayout/OneColumn>>
endobj
635 0 obj
<</Dests 760 0 R>>
endobj
636 0 obj
<</Type/Page/Annots[637 0 R 638 0 R]/Contents[762 0 R 645 0 R 763 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 639 0 R/Rotate 0/Parent 627 0 R>>
endobj
637 0 obj
<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/A<</Type/Action/S/URI/URI(http://www.st.com)>>/Rect[ 490.68 74 527.94 82.04]/P 636 0 R>>
endobj
638 0 obj
<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.52 527.94 98.72]/P 636 0 R>>
endobj
639 0 obj
<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R>>/ProcSet[/PDF/Text]>>
endobj
640 0 obj
<</BaseFont/KBNGBB+Helvetica/Encoding/WinAnsiEncoding/FirstChar 32/FontDescriptor 644 0 R/LastChar 174/Subtype/Type1/Type/Font/Widths[ 278 0 0 0 0 0 0 0 333 333 389 584 278 333 278 278 556 556 556 556 556 556 556 556 556 556 278 278 0 584 0 0 0 667 667 722 722 667 611 778 722 278 500 667 556 833 722 778 667 0 722 667 611 722 667 944 667 667 611 0 0 0 0 556 0 556 556 500 556 556 278 556 556 222 0 500 222 833 556 556 556 556 333 500 278 556 500 722 500 500 500 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 222 333 333 0 0 0 0 0 0 0 0 0 0 0 278 0 0 0 0 0 0 0 0 737 0 0 0 333 737]>>
endobj
641 0 obj
[/ICCBased 652 0 R]
endobj
642 0 obj
<</OP false/OPM 1/SA false/SM 0.02/Type/ExtGState/op false>>
endobj
643 0 obj
<</OP false/OPM 1/SA true/SM 0.02/Type/ExtGState/op false>>
endobj
644 0 obj
<</Ascent 718/CapHeight 718/CharSet(/space/N/o/v/e/m/b/r/two/zero/nine/D/c/I/one/four/R/slash/six/W/i/n/d/w/s/A/P/f/S/T/M/l/t/a/h/u/p/g/parenleft/parenright/period/L/colon/k/y/registered/C/F/eight/X/V/seven/three/five/E/G/O/comma/x/q/underscore/J/U/plus/B/Y/Z/z/hyphen/quotedblleft/quotedblright/equal/K/quoteright/asterisk/semicolon/H/copyright)/Descent -207/Flags 32/FontBBox[ -166 -225 1000 931]/FontFile3 653 0 R/FontName/KBNGBB+Helvetica/ItalicAngle 0/StemH 88/StemV 88/Type/FontDescriptor/XHeight 523>>
endobj
645 0 obj
<</Filter/FlateDecode/Length 2378>>
stream
+à̓,i<Jt™UËø§ò9§ŠÒÌ8ÎC`ÀÍ*‹u9U,Í`>Í^üé½3Ÿ¦Y.ÖgS\±)›˜›Gcc©u4§Íì¶íç2Zÿ¿·>nüÞþËÅìÅkgœYÜΪð¯=S[ýÌb?›ÛapÑ,V²
+à=Ì>t9ö.ÚÜ}é}²¡Ûôÿï?öódc·9¯«a¨ýÜÅ!yëºWý<ãsٕyóʐQ:£J×ÁüuÓûbk÷ \u œxásÿÅŸg\бÁ›‡áµVø5ÂΧ~ë6Ý®þÙ6B{ Œ DŠ7¡Ø1«ÄïÙšküœM± ͯR¿þ`³ÁŒÑYÄ3ՄÌÅmì¾øiÊf5!®6;Æ2d3­L¯gzGèu¤Ày[Û«u>˜Õ^6ö³jKÈXífsg}
+fŽxG˜C<ÝÎ ‚·³ŸŸjÆnª))3}šç¡Ú\ˆî8ÀSB€«bé˜°v6xe½ÃAH!&ØP¸ëmôTÌ8ƒuHÃ܎¾Šl„FœEæC’cÌ$‹7Â(ò6%'ҙ¸Dt¡šÊ²MՑL#¸‘é¦à'ŋ®NvpºŸFRb¨©&ÖRéÑ#̆ZÒñòbs¾pg´9 &î2Äk»œ§¡Ñv^/=䝃QµY““NYÍ¡$è*ÞF†!ÇÍül«@Ì\w‹x dˆ£Õr ٚ)U ŠNH —¤§ÿá¨â1@ZbÅÛÛwÂI9'9'0£J”kψ£ ø :\RN£H¸„NY58¦ôx½ÕÃÞ¹Gê Ñ)ddö‚f dÇ&ŸÇ,œÊ4‚®Yîâùš”®p<#Ž/Y$BP:0õ ÓP”Îc;!nC’ZÉx!+Ù$È'jŒWÎNb.f šA#¢5^©ïVÜÀôüw)K½–ú¬‚“ÇüŒ“¥ØăŒƒ¦¥ôž}Q‰¢fŠ:jÑ(Žpí«huQŸX®€Ijˋz¼d®@7¼Ò¼à€äm@j‘΂/ãڍ< DÉ5°Í#EÚ‹~?JµT&Ý¡Š²€œZ¤Ài=%f´«Yè('jR;‡,1Äi‰ â•ÎÄý«¡Ð[áYÕÌÒ¿Ð*´Ubˆz£ ¨¤êòêè w°>ÔÚR¥.à¡t2Ê ñL+ƒƒ\:óR'%{%nÞi[dïL²¯p³~l¤öÅAŸn8èVu¡ŒB
+̛8lÏí!Šx`RHJÆ)”°iëՑÊVŸ$kÒÁÐGœPb42«™«¶²Ï¡HB3«a ¶ÇøYÇ ¯ãó®õÀÀ-/)ݨcŀG˜:5F‹SE÷ËÛ!¹Ü/þ9c@†*¶ãƒ¯(²š peùe”±_zçºÏ˜Æn¹“ñà:Ñ&qTd¼=eð×ن÷‡¦ÉÅ¿nkŒ(@P÷½±›ÌïޘÛ>àÄð⻓Ü#ݺ²J\#m”YÉ©ž÷‹·ÛU˜d@ìŽ›Ýfu>[Œûíêt\ w;xòñx<ïŽËõæ45/.(ÄY¡¥ KšŒ·YW/Ê5Šº7ÐÚ3¥ÝqýyuÞÏS©@¦=..
+y ?Ž|‡Ä%UÕºèùþvw½ë¶“ù<qv1êqtóés·çÒuKHú‚¬Ìü·ëùî‹Ìš4¦ÅnZ©œgÅw[•ù¸¡ÀdX|yB4ÜãĽ¨Ú®„qîqÓöÈåÁܟôæã'\{êñºê©fоc+
+?™íáLn#Ú¹–[9³èÖåöߺ{Œ©{÷æ·þØ=™¦ˆiòó €àŽ\õ2;ÇñŠŒó\Æ|’åqƒOé ʀ a$Wä&ËÝÇ£pŽçݾ#`„Þè!¹<ƒÑ*}fh}#àŸ—!\îƒf+ªäè¡KðGT
+ü)øÍÝ~¼ÜíZaš%Cb—a8Q{hžd1$Œ²rïÝØ-eKYŠ¯yÀ³ïBø¶økh¯ÃÕÔ-×òổ<X±)ŖìŽOƒPR ò—´Ro›ä¥°Ùê˜R³4w$'UeÞýd¾l—àNlÔƒÐM0üౄÊý¾çÄP¢‹ò>q;Jg=P“dl›e„Z3ï–HBË\m®»b±Ñ5ð+ñXü_7rB,lð¤Öëö5¯wËéN¤gû&}Ô ÝW„×éÞ±]=G"–²>4·ß/¤ß\ \µ*œ4Ô>vy}yڌ¸°ÏF´ >™é+ØmöÖ,î6Æ±&£.Q•‰¥rýIÖ#º8‡
+ Aþci:Ã"ó°=Óá–Jâ](l¿|gQ¹¦ŽÂ~áåƒYIÑöw¾7ïtý·ít^¶=Ε]Â>¾FOÛS¾"1µiA¤ÏmùêÄÏI2™éI-'Wõj Û*Ì1Fïô»”͵¬7²>™[9öY(½j¥v«>â/œîLF<: väè™fĦåëÍÞìÛ) sûU"Õ@Ä­[âã»O¶?×(]ÚÒ{\'3]–™Î)楻÷¬CÀG¨• ¨úp93‰ÏfOvՉ'q@.M~Ë`R„”Â9M¶=añò¶'‹XåÏ{%ñi•÷ø×'þ*åߝæ׎ÛÞڇ‡‡>q\²0­²ìJ@oû[Û~{lendstream
+endobj
+646 0 obj
+<</BaseFont/KBNGCB+Helvetica-Bold/Encoding/WinAnsiEncoding/FirstChar 32/FontDescriptor 647 0 R/LastChar 146/Subtype/Type1/Type/Font/Widths[ 278 0 474 0 0 0 0 0 333 333 0 0 278 0 278 278 556 556 556 556 556 556 556 556 556 556 333 0 0 0 0 0 0 722 722 722 722 667 611 778 722 278 556 722 611 833 722 778 667 778 722 667 611 722 667 944 667 667 611 0 0 0 0 0 0 556 611 556 611 556 333 611 611 278 0 556 278 889 611 611 611 0 389 556 333 611 556 778 0 556 500 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 278]>>
+endobj
+647 0 obj
+<</Ascent 718/CapHeight 718/CharSet(/space/U/M/zero/five/one/six/s/e/r/m/a/n/u/l/I/t/o/d/c/i/C/L/b/y/period/two/S/T/B/three/F/eight/four/R/v/h/f/E/N/V/A/D/p/P/O/z/seven/nine/colon/k/G/g/H/W/quoteright/Y/X/slash/comma/parenleft/Q/J/parenright/Z/quotedbl/K/w)/Descent -207/Flags 262176/FontBBox[ -170 -228 1003 962]/FontFile3 654 0 R/FontName/KBNGCB+Helvetica-Bold/ItalicAngle 0/StemH 140/StemV 140/Type/FontDescriptor/XHeight 532>>
+endobj
+648 0 obj
+<</BaseFont/KBNGCC+Courier/Encoding/WinAnsiEncoding/FirstChar 32/FontDescriptor 649 0 R/LastChar 122/Subtype/Type1/Type/Font/Widths[ 600 0 0 0 0 0 0 0 600 600 0 0 600 0 600 0 600 600 600 600 600 600 600 600 0 600 0 0 0 0 0 0 0 600 600 600 600 600 600 600 600 600 0 600 600 600 600 600 600 0 600 600 600 600 600 600 0 600 0 0 0 0 0 600 0 600 600 600 600 600 600 600 600 600 0 600 600 600 600 600 600 0 600 600 600 600 600 600 0 600 600]>>
+endobj
+649 0 obj
+<</Ascent 629/CapHeight 562/CharSet(/space/S/T/B/L/I/period/D/F/i/l/e/s/C/O/M/underscore/o/nine/p/n/G/t/P/a/k/z/A/c/V/u/one/zero/N/E/R/two/U/three/Y/four/W/five/g/six/m/seven/r/y/b/parenleft/parenright/K/d/comma/h/f/v/H/w)/Descent -157/Flags 35/FontBBox[ -28 -250 628 805]/FontFile3 655 0 R/FontName/KBNGCC+Courier/ItalicAngle 0/StemH 51/StemV 51/Type/FontDescriptor/XHeight 426>>
+endobj
+650 0 obj
+<</BaseFont/KBNGDD+Helvetica-Oblique/Encoding/WinAnsiEncoding/FirstChar 32/FontDescriptor 651 0 R/LastChar 148/Subtype/Type1/Type/Font/Widths[ 278 0 0 0 0 0 0 0 333 333 0 0 0 0 278 0 556 556 556 556 556 556 556 556 0 0 278 0 0 0 0 0 0 667 0 722 0 667 611 0 0 278 0 0 0 833 722 0 667 0 722 667 611 0 0 0 0 0 0 0 0 0 0 0 0 556 556 500 556 556 0 556 556 222 0 0 222 833 556 556 556 0 333 500 278 556 500 722 500 500 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 333 333]>>
+endobj
+651 0 obj
+<</Ascent 718/CapHeight 718/CharSet(/space/w/period/s/t/c/o/m/T/a/b/l/e/one/two/three/E/r/d/colon/C/n/N/h/i/v/quotedblleft/S/M/F/zero/x/y/quotedblright/parenleft/A/six/parenright/R/seven/five/four/I/u/p/g/P)/Descent -207/Flags 96/FontBBox[ -170 -225 1116 931]/FontFile3 656 0 R/FontName/KBNGDD+Helvetica-Oblique/ItalicAngle -12/StemH 88/StemV 88/Type/FontDescriptor/XHeight 523>>
+endobj
+652 0 obj
+<</Alternate/DeviceRGB/Filter/FlateDecode/Length 2597/N 3>>
+stream
+hޜ–wTTׇϽwz¡Í0Òz“.0€ô. QfÊÃMlˆ¨@D E € £¡H¬ˆb!(¨`HPb0Š¨¨dFÖJ|yyïåå÷ǽßÚgïs÷Ù{Ÿµ.$O./– ™'àz8ÓW Gбýx€ ¦0Y驾AîÁ@$/7zºÈ ü‹Þ Hü¾eèéO§ƒÿOÒ¬T¾È_ÄælN:KÄù"NʤŠí3"¦Æ$ŠF‰™/JPÄrbŽ[䥟}ÙQÌìd[ÄâœSÙÉl1÷ˆx{†#bÄGÄ\N¦ˆo‹X3I˜Ìñ[ql2‡™Š$¶8¬x›ˆ˜Ätñrp¤¸/8æp²âC¹¤¤fó¹qñº.KnjmÍ {r2“8¡?“•Èä³é.)É©L^6‹gþ,qmé¢"[šZ[Zš™~Q¨ÿºø7%îí"½
+}ñ=#ñv¿—‡îʉe
+ÿ<Äÿ8ð¯óXȉåð9<QD¨hʸ¼8Q»yl®€›Â£syÿ©‰ÿ0ìOZœk‘(õŸ5ÊHÝ äç>€¢ yPÜõßûæƒâ›¦:±8÷Ÿýû®p‰ø‘΍ûçLg ù‹kâk Ѐ$ È  t!0VÀ87°ø`Öˆɀ2A.Ø
+Éi)¼”¶”‹SjƒT•Ô)©a©YiŠ´©´Ÿt²t±t“ôUéI¬Œ¶Œ›[&_æ°ÌE™1
+3¨F1ãŠ5ÚÚÙz£õiëw6–6›6¿ØÚ&Ú6ÙN.×YÎY^¿|ÌNݎiWk7bO·¶?d?â æÀt¨sxâ¨áÈvlpœpÒsJp:æôÂÙęïÜæ<çbã²Þå¼+âêáZèÚï&ãâVéöØ]Ý=νÙ}ÆÃÂcÇyO´§·çnÏa/e/–W£×Ì
+1º7jlÌß8¾ÉcÓÑ͉̈́›È3É+Í{½%lKW¾rþ¦ü±­[›$
+øÃÛl·ÕlGmçnïßa¾cÿŽO ìÂkE&EåEŠYÅ×¾2ýªâ« ±;ûK,KîÂìâíÚí°ûh©tiNéØß=íeô²Â²×{£ö^-_V^³°O¸o¤Â§¢s¿æþ]û?TÆWÞ©r®j­VªÞQ=w€}`ð ãÁ–嚢š÷‡¸‡îÖzÔ¶×iוÆÎ8ü´>´¾÷kÆ׍
+<ÚÓhÕØؤÔTÒ7›§ŽE»ùë7-†-µ­´Ö¢ãà¸ðø³o£¿:á}¢û$ãdËwZßU·QÚ
+Û¡öìö™ŽøŽ‘Îð΁S+NuwÙvµ}oôý‘Ój§«ÎȞ)9K8›vá\ιÙó©ç§/Ä]ëŽê~pqÕÅÛ= =ý—¼/]¹ì~ùb¯Sï¹+vWN_µ¹zêãZÇuËëí}}m?XüÐÖoÙß~ÃêFçMë›]ËÎ:^¸åzëòm¯Û×לּ302tw8rxä.ûî佤{/ïgܟ°é!úaá#©G叕×ý¨÷cëˆåșQ×Ѿ'AOŒ±Æžÿ”þӇñü§ä§åª“f“§§Ü§n>[ýlüyêóù邟¥®~¡ûâ»_é›Y53þ’ÿrá×âWò¯Ž¼^öº{Ööñ›ä7ós oåß}Çx×û>ìýÄ|æ쇊z»>yz¸¼°ð›÷„óûendstream
+endobj
+653 0 obj
+<</Filter/FlateDecode/Length 4629/Subtype/Type1C>>
+stream
+hÞ¬X{X׶Ïfƒdl;>°ˆ
+<TQ@© õˆA@­ZÚZ´Õ*¨Ôj­¾¨X½->¨`"ÓbS£¨H×NW<çî@Ïé¹÷;ç»ÿ܏0{²³÷šßZû·^Ã(lº)†qœè’¸431#)!Î:ٟhÒdžôµwB?\ñÇÊ?F±}—U÷„÷ Ìñh_ñKµ¢Ãl+›’š“–ôî¢ç7ܜ½|}F±^Gu^}­W_OçñRâ#sÒ3“ӝC—%¤¤¥¦¤Åe$.æì<~éRçN éÎi‰é‰i™töŸXœ“ҝãœ3Òâ$&Ç¥-qNYè–´,%#'5Ñy|°sܲ)iÎItoúŠøô¤IqiI‰éíW(ú§°í­Š~
+o[Å8 "ÐVæ HR(²Š}
+ÅA b5 ÂFÁ+ÞR,VìQ4Ó]ýf
+§^±‚;B(’B<ª’jµC«ÊC¢<ë»~‰,t›†Ýø~•¬Ê¹,–Ö3°¥^ [จɁŒKëa)Fz ä¨î8èô³æa»ò¡S57;7&.OšÃ—Ýß }ÿÔVþœ„|%‡;"æ{A¾u_Aç&ˆì Pú»´[§
+Šô˜±lÜ|yØVøuhT蘵èjKV´XÔÜÆýeß=®®?úÚËK-Õ Ö@·&TIBcúg`ŽL•€/ê!³I]Þ:^ÿB×·†£ð2 Q,.ÙP¬ž_iÏE;¿°(/ìóþÏ××ɞܧ~e~wãmsÊO®¾  àPoŒ=¼[.ä ß*·]8ñ‹æw¿»Ø§Æ¡0@ÒsU7?GíË/'Åy‡¦Ë“•ïoØ°R¦úC€ŽÌ¦ú?0(I)ˆº dv w,ÓÙpÀ{Y,ÄۘIÍ®ƒº&pÓ3ćl"y*Ây½EÁÍ´ôÔå±'Þ{^ûðV”«÷ô@ÏÑáßÞûˆâE¯`·ð‘RØ»0»ÿ„\ØǚäN\m‚ &¦²η*I )¡ÿGȟôÓâÂLÃaÛF•ÇœkL¿¨}z|ÿ±
+ùì ]nk`4j¾áûNâ
+¶¼%ÂUŽþîýÀDE8øš½KHSÅÎëg4O&µ FÂ[œÉ"ˆI—5ýœåêí*c§:˜­'Ízæd›Ò<’¬Á~•;ð8U‹‰¨Æ¡¸ÀpuR·ÁÞ£òPý#“¦ÅIÓÀ ÆÀÛ/ƒÓ­—¨Þ/«Ò`RÕÂ4›ˆs›²Ù Žr[`$ ýpšŒ'9“¡¼Ö≡êû&ªeŒ †*ÐÃ=¤ê½II,zÑ2֐7ô–7 •ŒÕ[J_œýœÊŸÚ³éË`
+¬åÎ6„J—q9A2® Ïn![ÔU4Âo­ãB½ÐHLd“Ø”—ƒq£±Ú cÇâ3¹2Jb ŸÁ.åpú8ʹ˙èáRIÛ'²mZM”´ì› 4KS3½uÆ7ñҰݲЈqgظÏç—Öh€y±³¦ùÑ"Tn’¬žc¶×3ð¹IYb¶!ÉlyzËOqÀ,g1M&ÂS
+ý֏ƒiTÜsîäßeî®$ÎÄF„Oà‹¶NƯp2|Å¢ŠƒOð~n±a¡;ïÀY˜gY°ÿçf¨¤:ªi{Éx9ãñ ÆÃYöZèÜqê3þzrBÏì!W•ä Gá '§Øû–#ˆ;o ³œeýÈUZð9žc
+Hµ’T££xÎRëVÖ×·zõ·­“›áƒpL8ý‰B<úiIM›¶åhrÔ¬´3óe˜Ã
+‡+p9K†|ÿbùúë0
+ôGÿtA­ÔêT·VJjPïC§‰—£­¬ÔËÁ©Ž¶ªá™õçéw¹g3ío?»\¬Ë¿þr<i”%B4ÀöBnážÓ‹ëþ—çIˆHδªg²ª÷¯’wñŠrç#zZÿ'w
+q»E"Ä¿x÷¯l´6æÔxM£êFƒPA‹ñË¢îÂ÷¤C­\ᚵrµ¡sâÃY¡Üzh5!ß!êÔß<~Ù‚‰/’؉ûVƒ„Ó™ ü„³ës¤çi4åÝÉ>°*Nóöô´0ìõÁõc뤑\XÑvZø'hÁîçZPü˜x™ý4×yïfƒw¦~~BSÛ¸e?(·E-Þ Qo\£#Žõíúàs«+ŽWot
+üŸða»bnùrcÑ7Ò­¥|΢‚c2üÊwÅÉø,õMäS:Ùd•)õÆcôô»¡rú¼z Ú¼-ö<:þº°ñþ©oj*$Ú¡Ù VLdl³™d+aƒÉšû’±ì@"-¥,­*ß!¥¬»µÐ¸‘ vY´#˜¢„?ˆ͂7¶•ƒ!t7çbñ Yo ñ`Ý8×ÎûAôޝw*©•ët.8‘ Ÿe1[Iº¾‡Ý"L„Ϭ9{bö„°Î<6 ?£ßv³ ä(ûbÀ cX°±
+µÈ7 à
+ý§I1®zÚJÍäÊ7\¹°Y:Ãûeg„Õ¸µóBúvüûŸ¬Âº^>ík>_c} %”íûO/ „uàëòÞMÎ¾G.ö’é³J#¯ÃÔ[4+ —-B<ÁpHd¤#-`ÇdL :Âk-1ƒ­OñÐÒ~;˜Ö!ZÔ`ŽG-h`²ÙÉ¢Ž£MÕÛlG«§(ö‡ÍUåw5úèÊ úYB®soÚ_øÓUΉɋ”­°î_‡×ïYQ=ё°ÿWDdJùќaZÏÈ»¿üzîGãµÓïFm“opÏWþÎ]‹}}Üðuìóp ô}tçêÓ]´MßeŽß ‹·ÃàíìÙ
+½6¾ê^ÌKerúüݾ»ÎÎЃT÷6‹ÿ-Àªù!endstream
+endobj
+654 0 obj
+<</Filter/FlateDecode/Length 4188/Subtype/Type1C>>
+stream
+•ÇÁäw9f~_q^¾C_YQÒÒ䑹ú݉²k»ÀÅøÍ:ƒUÀ1¹ YÔ{ÀKßb¢ü(0A‚êÁÔî¢óCç 臓8ù6ú5££øÏDð£™åmÙÂ÷ȟB&1aš¡»ø˜ýÎ7hÀd#Lî~  LŒ*†nê3ୁYÐM@oìv“-ŒÏOZ¨ŸT¢»µéL-t4þw˜£JÞJ€¥¹m õ,x 3mó´ghyZȁ=3äV.­z'xÁòk'ü&`éUÔC0_=”Biè0ƒCP‡¥"x¹Adåùk×*‡a$F΋žw "ECE®\Ð)¾Å`֜—h-sÛÔ±I Éh2Y˜¡œåpPï˜Jaü¦p´deS‹©aûÄ©Á1Éèê'Qî´Kû- —óÁ¿aíªÛyïœþüçWOÁ^¨º†Q8Ђo‰JñƀÖe+x 3¸‚˜h0£ ¼ø{üH 3ÿèì½åÞ!S’&ø.úqŸTRÂag†Ù0bÁ·àùÛ}0‚Ók{³×ˆ¥:þþµµàŽø`¿P|Y7V]üÓ¯e¯Ïé=hyœÈ?˜Ç(dð5ԃ¤†“J,nP.À0¨çJÙ¼BÔ`¨2ÝBä±Ø—á‡Öp`úƒü¯êln¯§[GÙØJïâ@½!7
+»È9¹.x¼Ûâ *Õ¸ªÑ[q.À¢*rÛâ-Ïw
+¹ý3䃓Œu%¡;T1’gûf]â—Æ^r8QѓÎÅèKÀëê%ð•Õc·c‹`¹pá"dcž–Cà0|Îá$†[±–ƒÚö•ts1aá–åy"Ÿ» ¯7lcЃMbG۬܏ä²mµ2$¡«õ4WÄÐM>Ía&™2ËJ¸[pНQ~À•Z€™½ðŠèš5ò!ÐÄ}r!‡ ¶‰ëhâaë:Ζ#s{ÙäTÜCà-“¤k
+xVÆß¿+Â]¸‹+úøàÊx¼+‚·LöES°XœF‹
+œÞ°ª.e‘&~
+X,¼ÄúzÇup0þÛëöhj.­=Ð Þ
+¨?ú««†6{Bi£ÌʎV‚¨/eU(®¸„O”½¦+s|˜ŸUz{ÔÛÃõEì­_ÞÝ(‹zê[Þ [J/^_üEo¹³û±Ž|ØÆkä@Ù^€Lh±)¿;.@WXÀáp™ø.°j8Ê +QTÄAäߓá#%MþP)À»òD1ì‚g±'œå0‚A‰u‡UÏÉËˉ”Øj¹^#ß^°˜ì(§sԍ¦ì>ÕYuÖDy¹^g(xØ¿‚¬j]¶QñÇCg>O~WöÀ;o%}ãæbà["˜ØŽUeŸ]0}úuáØô¬Åó
+%tÉ㎜äiäkÑîúôk÷kíÚ)òy+ÓK—¬ÍÖC¯
+BTvOÿ€”KWoUýøkóö@䩉 ¿€xÙYÇ×}[ª³ûTn½ ÎÑÔnåyíý㦤ʘlÃ5[‹ªôÄ]d0IÈÎþJèêÏm¾sG<»ª2zuŠº0Zˆâ¾@Ž¥-(µ‡iO˜
+“?ßãïIÿqT±X`kŎ(4ãÚ"¶{^\¿ í=ý1
+kÀ÷g‰¬”è¬V’!p®ßwô‡šˆþa9A>ÔÈ¼Ö Ùd!”–µ¨ÏRM§)ÛÃg²Vû o<I|3_,‚µhVv ¨gMGjN5—ŽLñŠâ½²yÊÛ,7ÀM9ºŸ'­„ly›Žï•Ö̌
+·ø¢
+›î8T›|‡“€ãè\˜Hk´!å­¸€ÈÛD-ÓáÖævÒÚHœzé*ÕvhÑøÔBÃ>)eï™Ôò‚·tTi§®o┸9ƒ ¯S¨sÁÕ²Û¢$”o<Ceƒíì›@½~CqQ™]t%‹—,6½š6yb†’Ë_~F#IZë3Uöo®ÏT#¤gªYgϵºl§}©t¢!5jfþ>á°Xfx¿ƒÎ[<M4¥û@‰¿oÀoŒ–ù)CéøÑ7sW-7HhW{n€÷'ÊÁê>Äà£o7¿¿í
+ù%:ß°¾¤<phÛõûòü©b£Cuû‚ìù‚1Ö/¹° ™ïƘÞ^\RBÇ]­nŦªå&0lܱç$f€êA«Þ$ÏÐȳäþè¬C‘ν:܂g8TË3@‡;é˜]Þ_Žq‚Oƒª2pXû”­Ó‰Cóݟ9ڃƒ˜;”8äc®DËÿ`«ŽÔ³endstream
+endobj
+655 0 obj
+<</Filter/FlateDecode/Length 4102/Subtype/Type1C>>
+stream
+hÞ|WTgמe™D\aÇA³Kvì%%Ø(cA# ÆÂØ@ ;‚"š O‰Š½‚" *ˆÃÀ$kÀ`‰`ˆŒƒ†X>5wÌÝ¿w@SÎùÏ–Ãξå¾÷>ïsŸ{GCY[Q¦ã8¿ £ýýý£ãbçGĪC=£Fél­8Ù9Fcú+›W_ÓïRTv÷Ž0Ë¡ØIGOYi4ASü£—®Š5oy×¾súuu÷êéBþ{hýïÞuÄÜèðˆ®!«–-X¼¬ëØ%s¢c—Fdž-˜ëÖuÄ¢E][·.ë±,"v|ë¥!ª†ê@Q)ʁ¥Õ݆r¡)šò¢¨áågC§©š
+ìÁюå`ÿ=hMm;Ui!)þÂ/•à:è‚Áyü/¦iÌ÷¨-G{t4 ã4´D²­aµÆÂ-l?WӕÌXMëÀ^« »VaKù⨜yó¢–ED_vìØñœb“.ARŠ%ÍK3šµ/¡’G‡œ¾à›SÀ b`ú ONB“ÙñÁ.p»pÔ÷5€°Óh2é6JÊUâõ²n‘8ç38Í}®£-»q”¨8K8ŠUWeÉú2䛧IÜÓ+Ž\³Òº‹®XÈpOa¬£ýæËAõØnìÈySæ˜>”ÙŸ~É:]ÞÕ?xùì¨&<‰H`2ì•`¹¬WìÍqf®he7_XlÎ.3rO¯™g~8qª‹ æ³\sÃõ0OŸÑC²ÏâE:úò™ø›Æ—kÀº>ôâȃ÷ôl~aÙ%Có
+Rh»i¨ [%+)RBü±xýÉ
+E8ÎUq Êjå<Ï]Z‘Ÿ’œž¶ÁtlJäÞqF´Å¾ïãlü+ö€ Úúc§+ %%tTè„EÌØ×`h?hw¥ùùÓÐz³PšIsûÖßðÅCAFvúÑÖ‹$÷o/ã
+` s ڇá8ŒÁ^ñ hü'$Ýdð–~*Ÿ]ÎýÁY”õŠž/eR`mIï["=D†ûCI†±Ó™d|‡ÆJº÷ ¦Š#ÐȤÊþ¶¦ykMû­#–ð¯&K·“ëû—}†à^·AWP¡8ÊaǹPy\°3?uRÂD#ž]€†1¿×>¸&ÐUöjCæ‡"ÃÕÎ CMÿ†<ØHDòoÈÇ
+3hȸ/a|Ö/y€[w½iñY´Ë
+}§Ð‹&Éðþó¼›â¥áï¼µÖO¹œè+9Åg–È^¢²–Ù éPæ3iüŠœÎ½uï¶?áÚKŽ&~{1舍è4z‰7,‘$¾O¥žJä\,6tùRlè-–Èžê„/£[}n†jGÿ‹õ2·²ÕP­„kD°b¸3–y©,9o>â]†[i‰,ÂçZ)Q$¥Î@¹å0MZ%)ŸKšÓJÏ
+ØI™¸có¡ó€2›4öVæUóCCÞj`±— ϋjšy1/·[“4ì¢{é
+夜Ÿ¯¿W²Üç_Sn‰Ôë×õ‰”™;”ÈÍM¼ïó[f.\`ˆM‰I‰5IëiîpbaúÖÝ;Œ[ö'mØ,ĝ¬H*1> ú,Xv;]·
+éŠÈu_”p‰ø”Áñ–$:™Á”$ú™:té–ú£î}çèI³ ! µÊ9²í¤„â¯Ì„¶]śö'_oòk<1ñ›:}‚ù‘X¨cÀŠL“Ä°"Óuoó)DYþD­r]M@Q¬cÐ3Ñ2é:‰ü®f e’oñƃL_ftèP®Ù¨´hÑÁZi)·´¨mB” °’þÛ
+¨’¹e>\æ%=G¯‘ãW.6eÍ ž9à‚ñÒù8a>›æ¾-Üè‹lhw+\ÿqccí×_Ÿ1q ¾ÐMrg§>æ¹²àða“‡ƒ&-Í=pÜrª×&ŸÚ{$¿¦’Õ;œH遑áe—°O©æ[2iKI_'–+kHcO\‰¸eÛ§  0ôkA½Ï¸È)áB*aÐ9‘V6Y\y7_ï>ý<ž<n¸öìyõðn&µCù]NŽ×ÿP K¸Ê|å#>:e]R²1eæ´õBNèœӍh‡¶C°¾¶Àݨ?._b‹é ÏY ¤Hrãšk€ûéXýx}áL¡t3͝Y[œš½áÍá´Ã›sLÇò5O˙
+v>hǶ-~Mm}sºzȤUZ€^0›S”d/.e¢(ЊA=$]T)«RƱçN“æüp=U„ÙÒ gÃ\šS`èèjz¿¶jÿ†Kmþä"Yrÿr¦•)â· ÞÕ2Rÿ:9q·• í^ٓñ_~<+l^ÔRSÉ'sá‘1‹W
+YéYûL\Þ¬:659™ÔÈ5Iž™1[E£?Z/ð@¼—Tõ¹ÀiJ­úÏÃx—•Þn¬5 ’z=?3:mi´!.uź&îHY
+ð]hqÂ.R#d³ºUû•sûÑmxíÉÜÈÀºm™–䍬)ÛUç×víd[¹½ÒÒé2ؓéendstream
+endobj
+656 0 obj
+<</Filter/FlateDecode/Length 3130/Subtype/Type1C>>
+stream
+ˆcÌv£ÍàÞà/‚
+n@oô~7@$½À[VWIAh)ž£”ÄKsùt^܊ü›NQd+°
+F’eR}Éxž×ýô^düä%›f­V&-áÄGæÏ؎ÞNdK§MמªúäñÕ溑}Ÿv^Fø´£ZÛÂ14óJŽ6ƒ±]Sm™mê‚ù;-ó¬¢Uü²¡M*¯ØU®¼Þ»]BbpÄËoíPüù=!U!÷õNyÕ¾Ú ƒè{ Áºârôq¥X¿«-k¸ðí?Cî£.LFq¬lâëK÷ýnº¾wæ&ÎψVÄïó_Þµ+_¡ü!¼•¼Hù?0«H%„K­cɋ¶ØsSá:†›!\ ŠTŒwÑHÍÞ
+MíàcbI5Xy"Á“á—Ú†¶pÎ^|ûŠ®ëN‚wàâÿ°Ø÷¾~ƒâŀ#à²ö[dœƒ÷a: |ÌjcvÚ >o‡Èv¶ÖW,*RDÊ%ó
+†èpírÌÄI“˦~0_™ñ·¶¬uO>8u¾F¹Üp¬á®ÂPûÉTß1l‘‹¹{§!äÖê•Êx¯J—šº=;u¡ß’ùÓÇ&u´ºû‰‰­!/©j(r2‚Gàpܝ Kœºù+p »©Ù©Íö’`:¸Ö¯éê«~<q5)wü-ÁBíg0±ÃUd3¤/ÑÀõóX> çЁÇOõ\ßî]“ÜáŠù~¼Ã©É¨\é0±ö¨¦‘¸¾â.Ô¡ 587ãi˜âÓ?†Œ2x»N™ÈcèzdÓbt8w¸Ãx¡ï1¸ßéËFÍ) â(2Á6d˜XS·ŠØL’-
+¶‘Q&Û(È 3M¶Ê§zrŠâ=Gñ¶ÿ—,€v úLØG ƚlo=ÕwóêÄ*ã€>‡µÐõ¸ ½4að%ÙU*²¶ÙJvXUÅîz”\mëå
+¿vÿ©Gìƒ Ð(Ák¼HÀ©ln\F ²«r˜O;²ýÐκ·À}dAþ¨þˆ“ØwñÔÇï÷kÁ]Σ‹ŒìZ†9ÂvþrǨòš•©à;ÌÜNÒÕ©©§ßYf[Åf±t“ÝR{A&LÀRFD :¢[ÿúK[ŸÊ‰Á%ý\Ö,íXtɋšìUî²??¯lQc‚¼éLC
+ž¿©úÚ­;åöÈÀVßWqÐIßÛHF·Ã¼Í˜á¬E¬óÁË]¬¿Y,l:Z“øPs Ü`|ð¨(±;—eœ
+}»PãaâpîܯLãCóWÅépèPýãѹ^`｟uP¡PSŒdÕ Ôs¨5‹õ¤€¦C â·qïS>óÓ¡†<ŽG· ¹W®þ²V)¦8çt
+b½Í™"½½$ð±GMCeÊÚxߤ.dªf5»¦Î
+gƒ+úþOè²H¾©®<ü¶rë÷ãdŠÔq£¥CûþY=+d·¢ÆŒfIpc =ÀgÍbŒøÿшÝÔªåR/vÌ.þˆZÓų5'”Òâ-ÂÂڗýŒ!E/ˁÔCG`èKŸë`û.ˆk±w“g&coš¡„ö“×€Hà3îlÈôUËÖgÊ p4ð©Þµ<Œ¼÷ÁÝo*WFÊøYP{ҍ•9 ôhn›GÀdR)Ú*ͼèO~¡¥¶'pü ˆ½,Ý6«`²ÝT½,ÙO´Ó¤fØ¿Ã=h0¹1Ú|æo7,]%ã/f¸+4Õ7Ýk9¾bŽŒ3ü"Àx¯Óñ!ëþºb•üïùi×&ê&&Ŧç* Ô÷‚õÓ[b?úIÀ
+*&S±¶{A#Ô
+G/ÔÉ÷¦“´ k@sÝ£¢6£;mšÍàÞ$«éU ~óã³|é 7¥×¥g1ÿ,àÏyº-N2áb~퉋ë›þW*ù¥Ä¥íôºíôJ)¿¸ö0«¦Í,Ö@0\“Zn|-ŸµðÅÛ¶ïÚª›¿R»Î.}§ËÎRx–UãZ5gD?€Ü‘æÁòO\¤“¯‚Œ‹Æú-CaÎåµÍyò™´°µäž~%YûÂâÌ|îµ[çwÈÓø˜’Cè
+uȞ¢-ð8}$ãÀíͶý§@U–°~½îmk%nÍ,½“À ²Tjžށèñ%~/Ä[ѵÿÒ’3òBÞº¢ó
+·ó+ê&3sØ}$W»ºíɃÌäÆño«ä¬<ü Tr¾ƒýá¶\rh×_ ‚Ÿ‰D›ºÍ‡³ðàG y/ÛdÚǑɜï=8Oç¾<øRUÚ*ÂiG»`„½9ìA’¥‚Ïà¸Q°—C†Ç¡ƒC!†CŽ‡9¸—þ;΁Š§ ²Üq9Žv¸¾}¹q -GsdRî¬PÀãyXj«¦š’·¿ºR—•·»t«"f„
+bMAŁ‚rpûË`]§r¯Cx#„;MàÕ¥d}¿ì+ÊÑÔ^Iìm¤mp4Ó;ÏR¾z×õ†}ò%!$7;v¦Ö§Wçapÿ/Q])°Ï«_s²7ñJ#}ıê$!Tú*ŸºsѲ7å Žc'۴ߏÄìõÇKêÜcúc¸þL8ÄɃð\éSçrA®š“7âWWçVóru8|-ý§ÌöØendstream
+endobj
+657 0 obj
+<</Type/Outlines/First 658 0 R/Last 659 0 R/Count 11>>
+endobj
+658 0 obj
+<</Dest(G4.1172221)/Parent 657 0 R/Title(þÿ1 Library contents)/Next 664 0 R>>
+endobj
+659 0 obj
+<</Dest(G4.1174821)/Parent 657 0 R/Title(þÿ4 Revision history)/Prev 661 0 R/First 660 0 R/Last 660 0 R/Count 1>>
+endobj
+660 0 obj
+<</Dest(G4.1174826)/Parent 659 0 R/Title(þÿTable 47. Document revision history)>>
+endobj
+661 0 obj
+<</Dest(G4.1173793)/Parent 657 0 R/Title(þÿ3 Files library)/Prev 664 0 R/Next 659 0 R/First 662 0 R/Last 663 0 R/Count 3>>
+endobj
+662 0 obj
+<</Dest(G4.1173794)/Parent 661 0 R/Title(þÿ3.1 Constants)/Next 724 0 R/First 757 0 R/Last 757 0 R/Count -1>>
+endobj
+663 0 obj
+<</Dest(G4.1174106)/Parent 661 0 R/Title(þÿ3.3 APIs)/Prev 724 0 R/First 722 0 R/Last 723 0 R/Count -14>>
+endobj
+664 0 obj
+<</Dest(G4.1172226)/Parent 657 0 R/Title(þÿ2 STBLLIB library)/Prev 658 0 R/Next 661 0 R/First 665 0 R/Last 666 0 R/Count 3>>
+endobj
+665 0 obj
+<</Dest(G4.1172227)/Parent 664 0 R/Title(þÿ2.1 Constants)/Next 669 0 R/First 720 0 R/Last 721 0 R/Count -2>>
+endobj
+666 0 obj
+<</Dest(G4.1176482)/Parent 664 0 R/Title(þÿ2.3 APIs)/Prev 669 0 R/First 667 0 R/Last 668 0 R/Count -26>>
+endobj
+667 0 obj
+<</Dest(G4.1176483)/Parent 666 0 R/Title(þÿ2.3.1 Introduction)/Next 718 0 R>>
+endobj
+668 0 obj
+<</Dest(G4.1173753)/Parent 666 0 R/Title(þÿ2.3.26 SetTimeOut)/Prev 672 0 R/First 671 0 R/Last 671 0 R/Count -1>>
+endobj
+669 0 obj
+<</Dest(G4.1172511)/Parent 664 0 R/Title(þÿ2.2 Types)/Prev 665 0 R/Next 666 0 R/First 670 0 R/Last 670 0 R/Count -1>>
+endobj
+670 0 obj
+<</Dest(G4.1172519)/Parent 669 0 R/Title(þÿTable 3. Command record)>>
+endobj
+671 0 obj
+<</Dest(G4.1173758)/Parent 668 0 R/Title(þÿTable 28. SetTimeOut description)>>
+endobj
+672 0 obj
+<</Dest(G4.1173713)/Parent 666 0 R/Title(þÿ2.3.25 SetPacketSize)/Prev 674 0 R/Next 668 0 R/First 673 0 R/Last 673 0 R/Count -1>>
+endobj
+673 0 obj
+<</Dest(G4.1173718)/Parent 672 0 R/Title(þÿTable 27. SetPacketSize description)>>
+endobj
+674 0 obj
+<</Dest(G4.1173636)/Parent 666 0 R/Title(þÿ2.3.24 SetCOMSettings)/Prev 676 0 R/Next 672 0 R/First 675 0 R/Last 675 0 R/Count -1>>
+endobj
+675 0 obj
+<</Dest(G4.1173641)/Parent 674 0 R/Title(þÿTable 26. SetCOMSettings description)>>
+endobj
+676 0 obj
+<</Dest(G4.1173603)/Parent 666 0 R/Title(þÿ2.3.23 STBL_WRITE_TEMP_UNPROTECT)/Prev 678 0 R/Next 674 0 R/First 677 0 R/Last 677 0 R/Count -1>>
+endobj
+677 0 obj
+<</Dest(G4.1173609)/Parent 676 0 R/Title(þÿTable 25. STBL_WRITE_TEMP_UNPROTECT description)>>
+endobj
+678 0 obj
+<</Dest(G4.1173555)/Parent 666 0 R/Title(þÿ2.3.22 STBL_WRITE_PROTECT)/Prev 680 0 R/Next 676 0 R/First 679 0 R/Last 679 0 R/Count -1>>
+endobj
+679 0 obj
+<</Dest(G4.1173560)/Parent 678 0 R/Title(þÿTable 24. STBL_WRITE_PROTECT description)>>
+endobj
+680 0 obj
+<</Dest(G4.1173522)/Parent 666 0 R/Title(þÿ2.3.21 STBL_WRITE_PERM_UNPROTECT)/Prev 682 0 R/Next 678 0 R/First 681 0 R/Last 681 0 R/Count -1>>
+endobj
+681 0 obj
+<</Dest(G4.1173528)/Parent 680 0 R/Title(þÿTable 23. STBL_WRITE_PERM_UNPROTECT description)>>
+endobj
+682 0 obj
+<</Dest(G4.1173463)/Parent 666 0 R/Title(þÿ2.3.20 STBL_WRITE)/Prev 684 0 R/Next 680 0 R/First 683 0 R/Last 683 0 R/Count -1>>
+endobj
+683 0 obj
+<</Dest(G4.1173471)/Parent 682 0 R/Title(þÿTable 22. STBL_WRITE description)>>
+endobj
+684 0 obj
+<</Dest(G4.1173399)/Parent 666 0 R/Title(þÿ2.3.19 STBL_VERIFY)/Prev 686 0 R/Next 682 0 R/First 685 0 R/Last 685 0 R/Count -1>>
+endobj
+685 0 obj
+<</Dest(G4.1173404)/Parent 684 0 R/Title(þÿTable 21. STBL_VERIFY description)>>
+endobj
+686 0 obj
+<</Dest(G4.1173343)/Parent 666 0 R/Title(þÿ2.3.18 STBL_UPLOAD)/Prev 688 0 R/Next 684 0 R/First 687 0 R/Last 687 0 R/Count -1>>
+endobj
+687 0 obj
+<</Dest(G4.1173348)/Parent 686 0 R/Title(þÿTable 20. STBL_UPLOAD description)>>
+endobj
+688 0 obj
+<</Dest(G4.1173309)/Parent 666 0 R/Title(þÿ2.3.17 STBL_READOUT_TEMP_UNPROTECT)/Prev 690 0 R/Next 686 0 R/First 689 0 R/Last 689 0 R/Count -1>>
+endobj
+689 0 obj
+<</Dest(G4.1173315)/Parent 688 0 R/Title(þÿTable 19. STBL_READOUT_TEMP_UNPROTECT description)>>
+endobj
+690 0 obj
+<</Dest(G4.1173274)/Parent 666 0 R/Title(þÿ2.3.16 STBL_READOUT_PERM_UNPROTECT)/Prev 692 0 R/Next 688 0 R/First 691 0 R/Last 691 0 R/Count -1>>
+endobj
+691 0 obj
+<</Dest(G4.1173282)/Parent 690 0 R/Title(þÿTable 18. STBL_READOUT_PERM_UNPROTECT description)>>
+endobj
+692 0 obj
+<</Dest(G4.1173239)/Parent 666 0 R/Title(þÿ2.3.15 STBL_READOUT_PROTECT)/Prev 694 0 R/Next 690 0 R/First 693 0 R/Last 693 0 R/Count -1>>
+endobj
+693 0 obj
+<</Dest(G4.1173247)/Parent 692 0 R/Title(þÿTable 17. STBL_READOUT_PROTECT description)>>
+endobj
+694 0 obj
+<</Dest(G4.1173180)/Parent 666 0 R/Title(þÿ2.3.14 STBL_READ)/Prev 696 0 R/Next 692 0 R/First 695 0 R/Last 695 0 R/Count -1>>
+endobj
+695 0 obj
+<</Dest(G4.1173188)/Parent 694 0 R/Title(þÿTable 16. STBL_READ description)>>
+endobj
+696 0 obj
+<</Dest(G4.1173148)/Parent 666 0 R/Title(þÿ2.3.13 STBL_Init_BL)/Prev 698 0 R/Next 694 0 R/First 697 0 R/Last 697 0 R/Count -1>>
+endobj
+697 0 obj
+<</Dest(G4.1173153)/Parent 696 0 R/Title(þÿTable 15. STBL_Init_BL description)>>
+endobj
+698 0 obj
+<</Dest(G4.1173107)/Parent 666 0 R/Title(þÿ2.3.12 STBL_GO)/Prev 700 0 R/Next 696 0 R/First 699 0 R/Last 699 0 R/Count -1>>
+endobj
+699 0 obj
+<</Dest(G4.1173112)/Parent 698 0 R/Title(þÿTable 14. STBL_GO description)>>
+endobj
+700 0 obj
+<</Dest(G4.1173051)/Parent 666 0 R/Title(þÿ2.3.11 STBL_GET_VER_ROPS)/Prev 702 0 R/Next 698 0 R/First 701 0 R/Last 701 0 R/Count -1>>
+endobj
+701 0 obj
+<</Dest(G4.1173056)/Parent 700 0 R/Title(þÿTable 13. STBL_GET_VER_ROPS description)>>
+endobj
+702 0 obj
+<</Dest(G4.1173003)/Parent 666 0 R/Title(þÿ2.3.10 STBL_GET_ID)/Prev 704 0 R/Next 700 0 R/First 703 0 R/Last 703 0 R/Count -1>>
+endobj
+703 0 obj
+<</Dest(G4.1173008)/Parent 702 0 R/Title(þÿTable 12. STBL_GET_ID description)>>
+endobj
+704 0 obj
+<</Dest(G4.1172952)/Parent 666 0 R/Title(þÿ2.3.9 STBL_GET)/Prev 706 0 R/Next 702 0 R/First 705 0 R/Last 705 0 R/Count -1>>
+endobj
+705 0 obj
+<</Dest(G4.1172957)/Parent 704 0 R/Title(þÿTable 11. STBL_GET description)>>
+endobj
+706 0 obj
+<</Dest(G4.1172904)/Parent 666 0 R/Title(þÿ2.3.8 STBL_ERASE)/Prev 708 0 R/Next 704 0 R/First 707 0 R/Last 707 0 R/Count -1>>
+endobj
+707 0 obj
+<</Dest(G4.1172909)/Parent 706 0 R/Title(þÿTable 10. STBL_ERASE description)>>
+endobj
+708 0 obj
+<</Dest(G4.1172840)/Parent 666 0 R/Title(þÿ2.3.7 STBL_DNLOAD)/Prev 710 0 R/Next 706 0 R/First 709 0 R/Last 709 0 R/Count -1>>
+endobj
+709 0 obj
+<</Dest(G4.1172845)/Parent 708 0 R/Title(þÿTable 9. STBL_DNLOAD description)>>
+endobj
+710 0 obj
+<</Dest(G4.1172807)/Parent 666 0 R/Title(þÿ2.3.6 GetAckValue)/Prev 712 0 R/Next 708 0 R/First 711 0 R/Last 711 0 R/Count -1>>
+endobj
+711 0 obj
+<</Dest(G4.1172815)/Parent 710 0 R/Title(þÿTable 8. GetAckValue description)>>
+endobj
+712 0 obj
+<</Dest(G4.1172764)/Parent 666 0 R/Title(þÿ2.3.5 GetPaketSize)/Prev 714 0 R/Next 710 0 R/First 713 0 R/Last 713 0 R/Count -1>>
+endobj
+713 0 obj
+<</Dest(G4.1172772)/Parent 712 0 R/Title(þÿTable 7. GetPacketSize description)>>
+endobj
+714 0 obj
+<</Dest(G4.1172735)/Parent 666 0 R/Title(þÿ2.3.4 COM_is_Open)/Prev 716 0 R/Next 712 0 R/First 715 0 R/Last 715 0 R/Count -1>>
+endobj
+715 0 obj
+<</Dest(G4.1172740)/Parent 714 0 R/Title(þÿTable 6. COM_is_Open description)>>
+endobj
+716 0 obj
+<</Dest(G4.1172703)/Parent 666 0 R/Title(þÿ2.3.3 COM_Open)/Prev 718 0 R/Next 714 0 R/First 717 0 R/Last 717 0 R/Count -1>>
+endobj
+717 0 obj
+<</Dest(G4.1172708)/Parent 716 0 R/Title(þÿTable 5. COM_Open description)>>
+endobj
+718 0 obj
+<</Dest(G4.1176032)/Parent 666 0 R/Title(þÿ2.3.2 COM_Close)/Prev 667 0 R/Next 716 0 R/First 719 0 R/Last 719 0 R/Count -1>>
+endobj
+719 0 obj
+<</Dest(G4.1172676)/Parent 718 0 R/Title(þÿTable 4. COM_Close description)>>
+endobj
+720 0 obj
+<</Dest(G4.1172240)/Parent 665 0 R/Title(þÿTable 1. Embedded bootloader commands)/Next 721 0 R>>
+endobj
+721 0 obj
+<</Dest(G4.1172403)/Parent 665 0 R/Title(þÿTable 2. Error codes)/Prev 720 0 R>>
+endobj
+722 0 obj
+<</Dest(G4.1174107)/Parent 663 0 R/Title(þÿ3.3.1 FILES_CreateImage)/Next 754 0 R/First 756 0 R/Last 756 0 R/Count -1>>
+endobj
+723 0 obj
+<</Dest(G4.1174773)/Parent 663 0 R/Title(þÿ3.3.14 FILES_SetImageName)/Prev 732 0 R/First 731 0 R/Last 731 0 R/Count -1>>
+endobj
+724 0 obj
+<</Dest(G4.1173866)/Parent 661 0 R/Title(þÿ3.2 Types)/Prev 662 0 R/Next 663 0 R/First 725 0 R/Last 726 0 R/Count -3>>
+endobj
+725 0 obj
+<</Dest(G4.1173867)/Parent 724 0 R/Title(þÿ3.2.1 ELEMENT)/Next 728 0 R/First 730 0 R/Last 730 0 R/Count -1>>
+endobj
+726 0 obj
+<</Dest(G4.1174043)/Parent 724 0 R/Title(þÿ3.2.3 MAPPING)/Prev 728 0 R/First 727 0 R/Last 727 0 R/Count -1>>
+endobj
+727 0 obj
+<</Dest(G4.1174046)/Parent 726 0 R/Title(þÿTable 32. MAPPING record)>>
+endobj
+728 0 obj
+<</Dest(G4.1173920)/Parent 724 0 R/Title(þÿ3.2.2 MAPPINGSECTOR)/Prev 725 0 R/Next 726 0 R/First 729 0 R/Last 729 0 R/Count -1>>
+endobj
+729 0 obj
+<</Dest(G4.1173923)/Parent 728 0 R/Title(þÿTable 31. MAPPINGSECTOR record)>>
+endobj
+730 0 obj
+<</Dest(G4.1173870)/Parent 725 0 R/Title(þÿTable 30. ELEMENT record)>>
+endobj
+731 0 obj
+<</Dest(G4.1174778)/Parent 723 0 R/Title(þÿTable 46. FILES_SetImageName description)>>
+endobj
+732 0 obj
+<</Dest(G4.1174709)/Parent 663 0 R/Title(þÿ3.3.13 FILES_SetImageElement)/Prev 734 0 R/Next 723 0 R/First 733 0 R/Last 733 0 R/Count -1>>
+endobj
+733 0 obj
+<</Dest(G4.1174714)/Parent 732 0 R/Title(þÿTable 45. FILES_SetImageElement description)>>
+endobj
+734 0 obj
+<</Dest(G4.1174661)/Parent 663 0 R/Title(þÿ3.3.12 FILES_ImageToFile)/Prev 736 0 R/Next 732 0 R/First 735 0 R/Last 735 0 R/Count -1>>
+endobj
+735 0 obj
+<</Dest(G4.1174666)/Parent 734 0 R/Title(þÿTable 44. FILES_ImageToFile description)>>
+endobj
+736 0 obj
+<</Dest(G4.1174605)/Parent 663 0 R/Title(þÿ3.3.11 FILES_ImageFromFile)/Prev 738 0 R/Next 734 0 R/First 737 0 R/Last 737 0 R/Count -1>>
+endobj
+737 0 obj
+<</Dest(G4.1174610)/Parent 736 0 R/Title(þÿTable 43. FILES_ImageFromFile description)>>
+endobj
+738 0 obj
+<</Dest(G4.1174557)/Parent 663 0 R/Title(þÿ3.3.10 FILES_GetImageNbElement)/Prev 740 0 R/Next 736 0 R/First 739 0 R/Last 739 0 R/Count -1>>
+endobj
+739 0 obj
+<</Dest(G4.1174562)/Parent 738 0 R/Title(þÿTable 42. FILES_GetImageNbElement description)>>
+endobj
+740 0 obj
+<</Dest(G4.1174509)/Parent 663 0 R/Title(þÿ3.3.9 FILES_GetImageName)/Prev 742 0 R/Next 738 0 R/First 741 0 R/Last 741 0 R/Count -1>>
+endobj
+741 0 obj
+<</Dest(G4.1174514)/Parent 740 0 R/Title(þÿTable 41. FILES_GetImageName description)>>
+endobj
+742 0 obj
+<</Dest(G4.1174452)/Parent 663 0 R/Title(þÿ3.3.8 FILES_GetImageElement)/Prev 744 0 R/Next 740 0 R/First 743 0 R/Last 743 0 R/Count -1>>
+endobj
+743 0 obj
+<</Dest(G4.1174458)/Parent 742 0 R/Title(þÿTable 40. FILES_GetImageElement description)>>
+endobj
+744 0 obj
+<</Dest(G4.1174404)/Parent 663 0 R/Title(þÿ3.3.7 FILES_GetImageAlternate)/Prev 746 0 R/Next 742 0 R/First 745 0 R/Last 745 0 R/Count -1>>
+endobj
+745 0 obj
+<</Dest(G4.1174409)/Parent 744 0 R/Title(þÿTable 39. FILES_GetImageAlternate description)>>
+endobj
+746 0 obj
+<</Dest(G4.1174339)/Parent 663 0 R/Title(þÿ3.3.6 FILES_FilterImageForOperation)/Prev 748 0 R/Next 744 0 R/First 747 0 R/Last 747 0 R/Count -1>>
+endobj
+747 0 obj
+<</Dest(G4.1174344)/Parent 746 0 R/Title(þÿTable 38. FILES_FilterImageForOperation description)>>
+endobj
+748 0 obj
+<</Dest(G4.1174291)/Parent 663 0 R/Title(þÿ3.3.5 FILES_DuplicateImage)/Prev 750 0 R/Next 746 0 R/First 749 0 R/Last 749 0 R/Count -1>>
+endobj
+749 0 obj
+<</Dest(G4.1174296)/Parent 748 0 R/Title(þÿTable 37. FILES_DuplicateImage description)>>
+endobj
+750 0 obj
+<</Dest(G4.1174243)/Parent 663 0 R/Title(þÿ3.3.4 FILES_DestroyImageElement)/Prev 752 0 R/Next 748 0 R/First 751 0 R/Last 751 0 R/Count -1>>
+endobj
+751 0 obj
+<</Dest(G4.1174248)/Parent 750 0 R/Title(þÿTable 36. FILES_DestroyImageElement description)>>
+endobj
+752 0 obj
+<</Dest(G4.1174203)/Parent 663 0 R/Title(þÿ3.3.3 FILES_DestroyImage)/Prev 754 0 R/Next 750 0 R/First 753 0 R/Last 753 0 R/Count -1>>
+endobj
+753 0 obj
+<</Dest(G4.1174208)/Parent 752 0 R/Title(þÿTable 35. FILES_DestroyImage description)>>
+endobj
+754 0 obj
+<</Dest(G4.1174155)/Parent 663 0 R/Title(þÿ3.3.2 FILES_CreateImageFromMapping)/Prev 722 0 R/Next 752 0 R/First 755 0 R/Last 755 0 R/Count -1>>
+endobj
+755 0 obj
+<</Dest(G4.1174160)/Parent 754 0 R/Title(þÿTable 34. FILES_CreateImageFromMapping description)>>
+endobj
+756 0 obj
+<</Dest(G4.1174112)/Parent 722 0 R/Title(þÿTable 33. FILES_CreateImage description)>>
+endobj
+757 0 obj
+<</Dest(G4.1173796)/Parent 662 0 R/Title(þÿ3.1.1 Error codes)/First 758 0 R/Last 758 0 R/Count -1>>
+endobj
+758 0 obj
+<</Dest(G4.1173800)/Parent 757 0 R/Title(þÿTable 29. Error codes)>>
+endobj
+1 0 obj
+<</Type/Page/Annots[2 0 R 3 0 R 4 0 R 5 0 R 6 0 R 7 0 R 8 0 R 9 0 R 10 0 R 11 0 R 12 0 R 13 0 R 14 0 R 15 0 R 16 0 R 17 0 R 18 0 R 19 0 R 20 0 R 21 0 R 22 0 R 23 0 R 24 0 R 25 0 R 26 0 R 27 0 R 28 0 R 29 0 R 30 0 R 31 0 R 32 0 R 33 0 R 34 0 R]/Contents[764 0 R 36 0 R 765 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 35 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+2 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172221)/Rect[ 67.26 693.74 527.94 708.02]/P 1 0 R>>
+endobj
+3 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172226)/Rect[ 67.26 661.76 527.94 676.04]/P 1 0 R>>
+endobj
+4 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172227)/Rect[ 123.96 642.68 527.94 655.4]/P 1 0 R>>
+endobj
+5 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172511)/Rect[ 123.96 623.72 527.94 636.44]/P 1 0 R>>
+endobj
+6 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1176482)/Rect[ 123.96 604.7 527.94 617.42]/P 1 0 R>>
+endobj
+7 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1176483)/Rect[ 123.96 587.6 527.94 599.12]/P 1 0 R>>
+endobj
+8 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1176032)/Rect[ 159.42 570.38 201.9 582.14]/P 1 0 R>>
+endobj
+9 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172703)/Rect[ 159.42 553.34 201.9 565.1]/P 1 0 R>>
+endobj
+10 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172735)/Rect[ 159.42 536.36 201.9 548.12]/P 1 0 R>>
+endobj
+11 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172764)/Rect[ 159.42 519.38 201.9 531.14]/P 1 0 R>>
+endobj
+12 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172807)/Rect[ 159.42 502.34 201.9 514.1]/P 1 0 R>>
+endobj
+13 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172840)/Rect[ 159.42 485.36 201.9 497.12]/P 1 0 R>>
+endobj
+14 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172904)/Rect[ 159.42 468.38 201.9 480.14]/P 1 0 R>>
+endobj
+15 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172952)/Rect[ 159.42 451.34 201.9 463.1]/P 1 0 R>>
+endobj
+16 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173003)/Rect[ 159.42 434.36 201.9 446.12]/P 1 0 R>>
+endobj
+17 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173051)/Rect[ 159.42 417.38 201.9 429.14]/P 1 0 R>>
+endobj
+18 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173107)/Rect[ 159.42 400.34 201.9 412.1]/P 1 0 R>>
+endobj
+19 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173148)/Rect[ 159.42 383.36 201.9 395.12]/P 1 0 R>>
+endobj
+20 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173180)/Rect[ 159.42 366.38 201.9 378.14]/P 1 0 R>>
+endobj
+21 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173239)/Rect[ 159.42 349.34 201.9 361.1]/P 1 0 R>>
+endobj
+22 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173274)/Rect[ 159.42 332.36 201.9 344.12]/P 1 0 R>>
+endobj
+23 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173309)/Rect[ 159.42 315.38 201.9 327.14]/P 1 0 R>>
+endobj
+24 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173343)/Rect[ 159.42 298.34 201.9 310.1]/P 1 0 R>>
+endobj
+25 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173399)/Rect[ 159.42 281.36 201.9 293.12]/P 1 0 R>>
+endobj
+26 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173463)/Rect[ 159.42 264.38 201.9 276.14]/P 1 0 R>>
+endobj
+27 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173522)/Rect[ 159.42 247.34 201.9 259.1]/P 1 0 R>>
+endobj
+28 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173555)/Rect[ 159.42 230.36 201.9 242.12]/P 1 0 R>>
+endobj
+29 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173603)/Rect[ 159.42 213.38 201.9 225.14]/P 1 0 R>>
+endobj
+30 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173636)/Rect[ 159.42 196.34 201.9 208.1]/P 1 0 R>>
+endobj
+31 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173713)/Rect[ 159.42 179.36 201.9 191.12]/P 1 0 R>>
+endobj
+32 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173753)/Rect[ 159.42 162.32 201.9 174.08]/P 1 0 R>>
+endobj
+33 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173793)/Rect[ 67.26 130.7 527.94 144.98]/P 1 0 R>>
+endobj
+34 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 74.76 88.04 84.78 98.24]/P 1 0 R>>
+endobj
+35 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+36 0 obj
+<</Filter/FlateDecode/Length 1984>>
+stream
+hÞÄY]oÛF}ç¯à#¹'óýñèØJà S»²’¢(
+ëUm¹”.Ü_¿çÞ!e)±lJL¶`òpî̜{ï™;£‰*?/^_«òêpÒ k˘DÐ¥Ö•ʈËO³â}ñG¡ÊyÙÙ(iDÈ6ÍÆ觔ËB–Ñ*úà’ºlZDÍh}qºòåtUÊRøRD¤/WÓ%QÐDáR¡Mâ¯ÃàƦ2%¡”)§ùûÇÂ/5ÞE#¬7e“„U‘ rK6z_ü¸3hÒ$ÐW»ø0j£¬ðZåqñSÂ{£œ.•*02†@Hå´ èa  ùÃ(Ej32°­&P«%Sßvô4PäŽ q%Ó a%4¡M$htdh}^©ÖÜñü"ºÀí^Ú²ÑBÊFOP‡Øš‡¤èƒ×žÛ£Ö£‰-D«AÎæQv67Ãu Ð"ŸÄ=vT¼QôÁHÇí.r»¥¯€ÔqîÜ4pt:»™K>÷Udí„r¦5—ÐJC)p´¤Z£ë:xKæÐ$pÔŒ)¥ø`tbÉFâ å(À#
+âÏ©ÍH‡òς0wÖ´œa
+¡Sô–{êê%€DGù·:Gž‘ŠœÕÙ?h+²
+‘¥ÉÞ+.E¹Â z‚\Ÿ¸hEš8@Ó°ÇBÈv‰¸¢p̨¾Ÿã—ͼ
+ö˜VgÜÇSŸ_ª·od¬VNy¶M
+ÌQ<°HGòžºíµå‘Û­—ÖN;{ Z2ý–{’I¦N®#Çà@oÆfòú öu£’
+º:«_ÝÕ
+ýÙ֒´±­sV·¡¥¤©Êä‡n+‹É•ÇKïÔ¦6j›ûœ^¾¹9]Ü­fº„_aH‡¯«Wþñ²Û4S¦ÝbÖ´s[%Ÿfkz³½ü}¶Ü-¿Ûçbk{³¯˜pÍ Äé˜|([m‡±u½Ø¾ž­¯n›­¯çaâنî·fûœ|_¶'ÓßÞÝ.>ώmKVÉãcz±½Æ‘ææ쇋˓³¿•mìÏv4>¹m­³oMõ9¤þT_&ƒ
+B[”:>°Oûѽ9ÿ:BWF÷Ý3oƗW׏’H÷9-(}ݡlˆô€èšþtϗóõÍKÌ|q\Áí¢;„®íOw<:9rRèÝgÅà£{ù3On®Æ—“ÑéäëŠö½Åà£;¿¹yû׬ûÑ5膣èNFo®¾ÝgÅpÀŽööêÛì¿C¢{À®ön4>õópºöxºú€]í§ñùdðyÁ¯­äzƒ™÷®²~ÂZ}Ý}5¬]7€®9‚îÞ¢0˜î³bè¹¥ÍÖø†¿ë9f^~XíۃûhwHt]_ºW·Sþ‰†™ÿší-}èú Ñõ}éNæg—Ÿ×CËB·'u×ø_ÜÄ+c„ÓtoŸoGõæò6ä+RÃÌ©Wµºš/f+¾^æ›e‰ïùfYï^y}}½Ìÿ9òpÓÛÝøÓK¯+õÇ.óõ¡wÓ»³>q¿¬»íq4)þ'ÀÁ~hendstream
+endobj
+37 0 obj
+<</Type/Page/Annots[38 0 R 39 0 R 40 0 R 41 0 R 42 0 R 43 0 R 44 0 R 45 0 R 46 0 R 47 0 R 48 0 R 49 0 R 50 0 R 51 0 R 52 0 R 53 0 R 54 0 R 55 0 R 56 0 R 57 0 R 58 0 R 59 0 R 60 0 R]/Contents[766 0 R 62 0 R 767 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 61 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+38 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173794)/Rect[ 123.96 739.7 527.94 752.42]/P 37 0 R>>
+endobj
+39 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 123.96 722.6 527.94 734.12]/P 37 0 R>>
+endobj
+40 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173866)/Rect[ 123.96 703.7 527.94 716.42]/P 37 0 R>>
+endobj
+41 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173867)/Rect[ 123.96 686.6 527.94 698.12]/P 37 0 R>>
+endobj
+42 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173920)/Rect[ 123.96 669.62 527.94 681.14]/P 37 0 R>>
+endobj
+43 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174043)/Rect[ 123.96 652.58 527.94 664.1]/P 37 0 R>>
+endobj
+44 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174106)/Rect[ 123.96 633.68 527.94 646.4]/P 37 0 R>>
+endobj
+45 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174107)/Rect[ 159.42 616.34 201.9 628.1]/P 37 0 R>>
+endobj
+46 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174155)/Rect[ 159.42 599.36 201.9 611.12]/P 37 0 R>>
+endobj
+47 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174203)/Rect[ 159.42 582.38 201.9 594.14]/P 37 0 R>>
+endobj
+48 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174243)/Rect[ 159.42 565.34 201.9 577.1]/P 37 0 R>>
+endobj
+49 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174291)/Rect[ 159.42 548.36 201.9 560.12]/P 37 0 R>>
+endobj
+50 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174339)/Rect[ 159.42 531.38 201.9 543.14]/P 37 0 R>>
+endobj
+51 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174404)/Rect[ 159.42 514.34 201.9 526.1]/P 37 0 R>>
+endobj
+52 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174452)/Rect[ 159.42 497.36 201.9 509.12]/P 37 0 R>>
+endobj
+53 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174509)/Rect[ 159.42 480.38 201.9 492.14]/P 37 0 R>>
+endobj
+54 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174557)/Rect[ 159.42 463.34 201.9 475.1]/P 37 0 R>>
+endobj
+55 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174605)/Rect[ 159.42 446.36 201.9 458.12]/P 37 0 R>>
+endobj
+56 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174661)/Rect[ 159.42 429.38 201.9 441.14]/P 37 0 R>>
+endobj
+57 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174709)/Rect[ 159.42 412.34 201.9 424.1]/P 37 0 R>>
+endobj
+58 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174773)/Rect[ 159.42 395.36 201.9 407.12]/P 37 0 R>>
+endobj
+59 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174821)/Rect[ 67.26 363.74 527.94 378.02]/P 37 0 R>>
+endobj
+60 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.04 527.94 98.24]/P 37 0 R>>
+endobj
+61 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+62 0 obj
+<</Filter/FlateDecode/Length 1808>>
+stream
+ ›H0C0ÙÔAôZiãbžaïJ7\Š
+»°§•`55Xå¹ß'îwÔ
+H£畛NÞ7Ëd9”±š¬½ÔÞvæ
+Jii<-k†Î†Ñy‚ޒ9 œ¤ µ1cÚR4X“Y°‰8%é8
+ð
+ôÆvãÔˆ#CB‘eä¹39³².ý9uÖ´Y*Ž)¨ÐŽ@ÆQ¯¸9Ö)EbS´i‚ 1Ï ÊÆHŠ°/Ö:•îÈÈ8^ÉvnSèy-§4÷[¢@ИC¼F#^vÕ?f™Ä⁃ãJ&L»{Ó |‘ œ‡f+/½L1Â@™v†|
+Øæ‚'0Oe(³a
+ÑS$¢{š(( ´àLÙF:ñÇľBg‰ái&‡úÆrpš‘§dIð#['hŸ$WÊPËb´]†±\°™”ÅÐ#¤Ó’Ì¡hŠŒ(eٖ(À%Ú<êdÉ&Ã(Sú‡håØcMû
+%Ur(éʼnäC,¦Î11
+5S9ÀˆœŠŸžgÏ$09¬yÇƌIÿØ0ö7&îT¶x¯¹,•jr­à–há}ÃIQì2qEià˜Q­‘¡Ä¯˜»ùˆ ôºÌG›/j2 JiC·pä̺Ç&8šQÑò((¤~ÐíV¶$+ÔjÇû¸Vccï·´û¶úyP\ˆwð¾Ê¨6¬Z~(RRTV&wSa
+„c0üWý^ÿúR5ئÚëÐü1ø¥¢Ó,Ð}FƨŸ0®OgÓåhº\4ƒÕù€M9âš'í <Øë¼:[»µK¿
+\¦ƒ×›ë‘+c.._œ_ýy:]/›P.'×7#*¶+l; š°wš‰3,Õ-Ù]qÚnÍÝ<ÜÏÖôf{1ŸM^^ßÝÝNo˜¸!Y?ÌÖª'²µG°=-–s,<»ß×l§ž|*Û.õ²uýٞG\Ÿ×¤¿–­î[ÛïÆ·Xxx½ˆîwfŽ`{q;^Ž°ð¼èv6}7š_/ogӝø>˜bº¿âTŸ–—,žÏ@z>E€?#ù55ý›ú±Ý'ØÀ6÷cûêzÒ» ˜þJЪ'Ý¿ö‡÷kèÚþÁÕÇeœ[X™Ž$ÜhOj}oº¦ÝÁlM¶ÏÉkŸ †c³«o“iî Ñuýè>%ÕVKv?WiSû©Ê† }Øz©cÝ­”.¤Opu«ßñ1£†þMQjðq» úÿÏíb9›ÓK.Œîù§ݽíîÒâ+q”яWoŽÛï{ýáÁƒ^f‚_G«¼
+=6 n­eW®ÙâځmŽµ)'ùù ú_€ ]÷?endstream
+endobj
+63 0 obj
+<</Type/Page/Annots[64 0 R 65 0 R 66 0 R 67 0 R 68 0 R 69 0 R 70 0 R 71 0 R 72 0 R 73 0 R 74 0 R 75 0 R 76 0 R 77 0 R 78 0 R 79 0 R 80 0 R 81 0 R 82 0 R 83 0 R 84 0 R 85 0 R 86 0 R 87 0 R 88 0 R 89 0 R 90 0 R 91 0 R 92 0 R 93 0 R 94 0 R 95 0 R 96 0 R 97 0 R 98 0 R 99 0 R 100 0 R 101 0 R 102 0 R 103 0 R 104 0 R 105 0 R 106 0 R 107 0 R 108 0 R 109 0 R 110 0 R 111 0 R]/Contents[768 0 R 113 0 R 769 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 112 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+64 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172240)/Rect[ 67.26 695.6 527.94 707.12]/P 63 0 R>>
+endobj
+65 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 67.26 683.6 527.94 695.12]/P 63 0 R>>
+endobj
+66 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172519)/Rect[ 67.26 671.6 527.94 683.12]/P 63 0 R>>
+endobj
+67 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172676)/Rect[ 67.26 659.36 123.96 671.12]/P 63 0 R>>
+endobj
+68 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172708)/Rect[ 67.26 647.36 123.96 659.12]/P 63 0 R>>
+endobj
+69 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172740)/Rect[ 67.26 635.36 123.96 647.12]/P 63 0 R>>
+endobj
+70 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172772)/Rect[ 67.26 623.36 123.96 635.12]/P 63 0 R>>
+endobj
+71 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172815)/Rect[ 67.26 611.36 123.96 623.12]/P 63 0 R>>
+endobj
+72 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172845)/Rect[ 67.26 599.36 123.96 611.12]/P 63 0 R>>
+endobj
+73 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172909)/Rect[ 67.26 587.36 123.96 599.12]/P 63 0 R>>
+endobj
+74 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172957)/Rect[ 67.26 575.36 123.96 587.12]/P 63 0 R>>
+endobj
+75 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173008)/Rect[ 67.26 563.36 123.96 575.12]/P 63 0 R>>
+endobj
+76 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173056)/Rect[ 67.26 551.36 123.96 563.12]/P 63 0 R>>
+endobj
+77 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173112)/Rect[ 67.26 539.36 123.96 551.12]/P 63 0 R>>
+endobj
+78 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173153)/Rect[ 67.26 527.36 123.96 539.12]/P 63 0 R>>
+endobj
+79 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173188)/Rect[ 67.26 515.36 123.96 527.12]/P 63 0 R>>
+endobj
+80 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173247)/Rect[ 67.26 503.36 123.96 515.12]/P 63 0 R>>
+endobj
+81 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173282)/Rect[ 67.26 491.36 123.96 503.12]/P 63 0 R>>
+endobj
+82 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173315)/Rect[ 67.26 479.36 123.96 491.12]/P 63 0 R>>
+endobj
+83 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173348)/Rect[ 67.26 467.36 123.96 479.12]/P 63 0 R>>
+endobj
+84 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173404)/Rect[ 67.26 455.36 123.96 467.12]/P 63 0 R>>
+endobj
+85 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173471)/Rect[ 67.26 443.36 123.96 455.12]/P 63 0 R>>
+endobj
+86 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173528)/Rect[ 67.26 431.36 123.96 443.12]/P 63 0 R>>
+endobj
+87 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173560)/Rect[ 67.26 419.36 123.96 431.12]/P 63 0 R>>
+endobj
+88 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173609)/Rect[ 67.26 407.36 123.96 419.12]/P 63 0 R>>
+endobj
+89 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173641)/Rect[ 67.26 395.36 123.96 407.12]/P 63 0 R>>
+endobj
+90 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173718)/Rect[ 67.26 383.36 123.96 395.12]/P 63 0 R>>
+endobj
+91 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173758)/Rect[ 67.26 371.36 123.96 383.12]/P 63 0 R>>
+endobj
+92 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173800)/Rect[ 67.26 359.6 527.94 371.12]/P 63 0 R>>
+endobj
+93 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173870)/Rect[ 67.26 347.6 527.94 359.12]/P 63 0 R>>
+endobj
+94 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173923)/Rect[ 67.26 335.6 527.94 347.12]/P 63 0 R>>
+endobj
+95 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174046)/Rect[ 67.26 323.6 527.94 335.12]/P 63 0 R>>
+endobj
+96 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174112)/Rect[ 67.26 311.36 123.96 323.12]/P 63 0 R>>
+endobj
+97 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174160)/Rect[ 67.26 299.36 123.96 311.12]/P 63 0 R>>
+endobj
+98 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174208)/Rect[ 67.26 287.36 123.96 299.12]/P 63 0 R>>
+endobj
+99 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174248)/Rect[ 67.26 275.36 123.96 287.12]/P 63 0 R>>
+endobj
+100 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174296)/Rect[ 67.26 263.36 123.96 275.12]/P 63 0 R>>
+endobj
+101 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174344)/Rect[ 67.26 251.36 123.96 263.12]/P 63 0 R>>
+endobj
+102 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174409)/Rect[ 67.26 239.36 123.96 251.12]/P 63 0 R>>
+endobj
+103 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174458)/Rect[ 67.26 227.36 123.96 239.12]/P 63 0 R>>
+endobj
+104 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174514)/Rect[ 67.26 215.36 123.96 227.12]/P 63 0 R>>
+endobj
+105 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174562)/Rect[ 67.26 203.36 123.96 215.12]/P 63 0 R>>
+endobj
+106 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174610)/Rect[ 67.26 191.36 123.96 203.12]/P 63 0 R>>
+endobj
+107 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174666)/Rect[ 67.26 179.36 123.96 191.12]/P 63 0 R>>
+endobj
+108 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174714)/Rect[ 67.26 167.36 123.96 179.12]/P 63 0 R>>
+endobj
+109 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174778)/Rect[ 67.26 155.36 123.96 167.12]/P 63 0 R>>
+endobj
+110 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1174826)/Rect[ 67.26 143.6 527.94 155.12]/P 63 0 R>>
+endobj
+111 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 74.76 88.04 84.78 98.24]/P 63 0 R>>
+endobj
+112 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+113 0 obj
+<</Filter/FlateDecode/Length 2840>>
+stream
+êW ÄÌ¿µ-4³RÄqáڇ×ma7!k3.QJ!áBÖo!iÒFDʇ”SD}Š;âµL9ìÕÈjӍ‡ÊӍ ôŠ¬Ž ¤“Äì˜TI%=‘*`3³B$vCÏgÞ8ê·\gmÉ8O¤·HJ绬´Ôï¥DÒ+ŸHèUL‚’#»—H»aê@¹DÙøƒÞ})ŠU7Ôo<õklï=—ÓT`f@{#ã4ã`ÁÆ{r&ŒJìl¥RZDj%‰tÚ i`¶È6 ´gDBƒ’LÖ£LžiÒÌU*Ýî´Å‹2‰”#3ÊP§×²äŽýÁËåh LÍG÷@DÀŽ(eÓd¨¨y06Ž
+q t¦lz°£°K¶ h‘ãã!ˆ Åƒ¸éÉ
+â³&|,Ågöۊ½þÖzÕm½x-Á`»ŸZ "Ù)]X¼)÷Sä*ëŽá¾Ï-íÂà
+9ZkóÀ³ËA!}þ5“ë’{à[ÜÃVÝ¹—Ý«X`÷1–ÐUš³‚¸Íã@jnKùÅ
+C旅ÈG Ê
+?¤¤BV‡úúäp«ºªh*àªø½ï\^_ž_\­£&%ñ¥ï÷œvQJamÈc‰~K÷-4Èz·(¿©Ì
+øzø2lúU¼¸¤s5àÕUá=ψÄÉ7½íÀ@žqqï;Î*Šµ¦
+˜'æíp~ýêts#)¥µ6’
+ì$x¢¨ã‰¶
+˜Ïßu¯/.Ï»£4¬k)«,©Ã-먔Žñ¼ÖÌBǜÒuv/¾.„Ë³ëwo Ih½¦e҄G»oDs+Ž"zõI ÑϑŠIÁ‚¾D¡&DÝÎÙÅ ¢¿"Y©’óÀ¸8Tâj䚪¡¡¬TÃy.vyòúÙÉæ=‡ÚcùÂs¥É¥~ñ"Žn(9••ª8¿cÙõ¤{(»ÖtYÝPÙUª:(®¥-÷D<C¯åƒ¨Æ“>Ñk¡a2Ói¡ÛŸ
+INe™Q¼Æ{`ijA¹šhþªNerª½+(ƒùÑù óáíçÃÅø݈sµ
+ÂPº x_O'ã³Þ~» {™{ï+¼z¿WÂrË+á§Ë*$R2ƒ[çꐘªfóéäÛv—;Thö†²v FÙ& ìŒãÁíü«Ðȵӄu+4jÛfýn [ø'1Cð‹¯ÃwÀóån4ìïXÞ'"^¿DC'"”¯êa¯‡£ù`ׯÉôün0íA+­8ëp:¦­
+ûÏç-åù¡ÀF–êß\óºhm_‹`“¡µm*â oâwÏ"ҕØy¦0«Ž¨‹ÝÛÞøÖIeCi¡–µ¡¼Ù ¹t<ÕTЬ\ YlŽ!×Øô<Á´
+Ûßj·ùæð8íÓûAÐmÈ¿Db\à}©µ¬JeÓh!ôÆ÷k,[¥]ôŒÊÀȘý«Œ±ƒöÚåûão¸úgöžÞÁ‚`ÜÒlÄzãrõ0S§ÛúŸ¡jCendstream
+endobj
+114 0 obj
+<</Type/Page/Annots[115 0 R]/Contents[770 0 R 117 0 R 771 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 116 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+115 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.04 527.94 98.24]/P 114 0 R>>
+endobj
+116 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F5 262 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+117 0 obj
+<</Filter/FlateDecode/Length 1678>>
+stream
+hޔWÉrG­Êq¾¢3©°Õû’££8å”|pÌT©(j$3Å%ÖP±õ÷yzHzIªrçu£ÑÞfdÕCwõÓ[«¦.eí’*Ug§œÓQY¯kQcwß½ï¬Ú¨fb×YL'›ß¾UûΨ,-ĵS‹†h»W?LI­'e”NJ—MRÓzO 8
+–DÐåÒÌsµ´@"ÁâÁâKƒØõÚ¡Æb^ád©å†Rû({™CIÞ҂7‘÷cáý@«€t
+užÓôÐp‰NÒg5ÉYKÖQÛ蛹RDAä¢UË0xÇ0‡H0"[2‡"‹vm˘(łw•[(¦¢W A¡€Ñùv<‡D‰bdH(³€"o–àfkÙ¯¥YU®)B!F ãlçØë”*±º
+ˆ4A"¯”ÑTà(Ö¶Èvfäßä[ÚTz¾+ËûžB Ö$9põòóþ–ešPoˆ n;]àv_m'8ø¢A¹ÝE_F]rù7T‰Ê (fAŽ˜]9êl˜BôTI”è™%ÃÅ ’‚ÙÂç¹Bg ÉSÀ|c9Ë(R³ä‘ÄÖeÔ Ú'ÉÉZd¹Œèr„œç)2©‹¡GHgA2s„²”Q˲- €”ˆ<ÚdÉǨRû"‡ì%8cK|"i•š¤½¸‘bÊbF%£e8Q‹äÙ{å* )aˌm“þAç›o/Ù[K2íAžU<À
+> fòÝ‹ë)0ЍxÊ¤»—Õ;ÑànÝþOî09
+}nþ/î.¹ci}Á²ñ,+™ÃÌ\œ™£ì½°˜µtbí‰ç´°™µ֔YAÈÚ±›Õ~ÅK£zÅ64–S/ö#?oÕ;&6öÅönäŸõ¦¹«ïä
+rýºExö$Ϗëەzkë9q-·ßµeæ·Uä‚_¢÷ôÊqí•s»Ù¯d
+ô:9]ú6ëž`ˆAÉüH]CñíV÷"Ÿ§ÕV݉Á´&n'P`û[^隀Á[íåžQ­úŸdrøâv³]Ýøo³ö[v2½|ßZ‹oZµÙÏ7ç³z~­þ#ÀESendstream
+endobj
+118 0 obj
+<</Differences[ 2/a71]/Type/Encoding>>
+endobj
+119 0 obj
+<</Filter/FlateDecode/Length 307/Subtype/Type1C>>
+stream
+hÞbd`ab`ddñvòs÷ЎJ,HsÉÌKOJ,)‰«üaü!ÎòC–G¬ë·ò¯ÌŸ'XeÒ"x¿Ïàÿ>WàûBÁ)ß1032²¬Ù‘hnèœ_PY”™žQ¢ ‘¬©`hiaª"ÍÁ¤˜´TpLÉOJU®,.IÍ-VðÌKÎ/*È/J,IMÑSPpÌÉQ›P¬P”ZœZTõqV¹K æ0 Ìb D |z&Ќ¢Ô ’¢Ä”ÔÜÄ¢l ü4 ‰@Á¼Ä’Ìü¼Ä Ê‚Ô´ÄäTg¨5@a=_ #c;“BØ#ì–ßWñ ÑÏÕµ›
+of\÷3yÝ÷w¢¿c¾›ÿ6ùý=ê»F}úmöÝôwÔïèß濍ÇÈñÕÎüé1ã÷ïl ¡_Dendstream
+endobj
+120 0 obj
+<</Ascent 0/CapHeight 0/CharSet(/space/a71)/Descent 0/Flags 4/FontBBox[ -1 -143 981 820]/FontFile3 119 0 R/FontName/KBNGOP+ZapfDingbats/ItalicAngle 0/StemV 0/Type/FontDescriptor>>
+endobj
+121 0 obj
+<</Filter/FlateDecode/Length 214>>
+stream
+Ùò‡n1@gÉ0ŽnbpÃÞä«ÃÚ-¨åAFq; ‡†:e)äoŽgØ÷»lòÄÙR›s~¹F¢¼ÿÇ )@U;!ë/å¿Õ€ “ì͝gP,}¾;ƒ£WYQPfEõ$ó9{*nþS,›Å¾>V"î®lR¥S^ ôij-÷.’¹%|½Ä;Ÿ¼R‰»¸hzendstream
+endobj
+122 0 obj
+<</Type/Page/Annots[123 0 R 124 0 R 125 0 R]/Contents[772 0 R 127 0 R 773 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 126 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+123 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 74.76 88.04 84.78 98.24]/P 122 0 R>>
+endobj
+124 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172240)/Rect[ 123.96 664.88 155.88 675.68]/P 122 0 R>>
+endobj
+125 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 302.22 664.88 334.2 675.68]/P 122 0 R>>
+endobj
+126 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F4 650 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+127 0 obj
+<</Filter/FlateDecode/Length 3495>>
+stream
+‘>ŠI«Àj¤³®­ý©s»Ù¨Ö©<ˆxÜÚÞ· DeäA¶šKÁ"'hÒóGep@œØŽ¶v·b¹ +ù¼m†^Ö
+g
+HkB`ÅjjÜÚ¨c]‹Ø€ï¤Â-YŒ9Z΋ò •‚.CRËÑj½Z­X”©Œ¥Ø c§Ð´sb%J{h½ºPÙ±%†pA呢JJÄÓÄV‡† Ž1dlf
+À©Ó}62{’(@´Ü°Œ®Å&ç ‘ì·í¤³öº{+©H3ÌHSòIZnÁiŒ‡t\¢¯H3æ—*jütX´mžVÕù~‡iP•yáVÒ®p ÎXsy$2îæ•=‰ üŸ(ùÀ~Ûã럃ŸÇƒ¿8v|9HÈ0ÂSyˆ|É@¾ bíÍøï}`
+œHÇl=ՎÕü–H’T­¹B¯a”v‚áëÑXÎó3Mz¯ÞbFœE݈epu*îk,‡¥IØÉÌ0²86e_ŸdF¢ÔèÆ_Ï6k³¹š™/¥SMsŠÕz. )f²¸ =cÐï0ožÐù<!
+C™pr̈́À$ƒ[äO`"DtXu³¾»½UkÉäŒË^Átʆ‹ƒ•¶ŽÛÞq›ÓY ÍD9K˜¾èáônµš-6º•([‰²É>šãÈ1.ÑÈ÷ÔÌûÿ¤»r{Üÿà˜# —“}ž­T·}” Š×m˜ëv¸¨ÀµÅÇÑéÙ)ýöÅï¼/¹ÛÜ#v.0‡Qài3ž x"Ó 4Ý Çõ(<@õ|IçHGê&õŸ’‘P|)QÌxêI”žüCÆLÊa >êl«lM.Ìíj¹Ñ|µ?µËæný‘춞íZ^æjo³=幞ôeJ³;ýÍÍìfw`9j÷Ûx˜¡öÖêú=u9^£ñ'èŠ7'ùáU‰iDh.ÆH¡Ý×N0q0€Iô¼¯K^šŠ>àÓ«ù­N {~sÒo÷!Zõf†”¶Ô/¥à=S‰û€üâ±²U6¸ÌûŽHòt–•‡|Šµ¹»•"-ê¤S·h¨ŠDƒªP€B’kCžVþ!åˆ ÏÄFŠ\rÚo7fš+”‹Ïær%”¼Ñ%Ô r*Oó¯í±Ê§ÉDª¶¸XÍÖH$·jͦóËù,wé¤8ipi‚3¦‡»õ÷Tö0yý{! „WUb²{×ëÒnuù4B§¨_K~†b­ŠŠóv¡}$ÔX°×L..V3mX3\o}›[¦%w‡¸¶’ÍÜΘ]üdv+`ï"¤þdopµj¹ëÒÉi=½ÛÌÌ'ññX"b]âz©ˆL.zl>•8òóì­Ë¥Í·*‹ªV§úëôÍX‹´³ROÁ²ƒ%:©&åZÚï½ü±†øÄÄÊð؉¸-”ù‘KBÊN’I( 9
+À̟o=âÊ;çfžûò©ý¨Òëã*:^ÛJzäï ;ڞ‡;3ðBG‹ɐWùÀ
+qD„5›!éÁggh¦R·u0÷ï|̈¼n8jù={ÿç¤~@ÝÈï6:ïô6¸âç_oø+~wlKÄ]ÿîg¡ÜOŸöó? é÷­;Øàã 8·üqÕ9ÚïÚÃ>ZÀ tèÁa¯;¾?›üáô‡½€÷‰¹ÿ+À?oÌÉendstream
+endobj
+128 0 obj
+<</Type/Page/Annots[129 0 R]/Contents[774 0 R 131 0 R 775 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 130 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+129 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 128 0 R>>
+endobj
+130 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+131 0 obj
+<</Filter/FlateDecode/Length 3033>>
+stream
+þM¾6±+º®6Æ7òøqäêØXüZŒÆµ®wµ7‰¦¯›¡ÝȤ»ÑÃ=SB‡Ë›:†´ßtl|­Ñmñ;u~M¨L׍iÅrŽFÛ7#š¡£m\'ƒ±kiµN¬.qÌ5­Ìµk9ê95æ ‘ÛÁJ²°ó^¦¶µ¡mj+“¶K4MbºŽëhLžä|8ÖÊxl|1¶uÓd3Eš¶MyzÛ>ˆ"Íd-ÍäR61êjŒuz²´ƒ×a¸«ÍVì}Àžú«DgøÀ5AÆC’qϧ0¹
+8÷n:pv
+g‡Ú—§7`ʘ!ZgÄôΊÙú@3À[N#a§Úâj±R<p¶Â&Þ)Õ^P€G`(Ì`]^ÞúÈ‘w“V+4€d0yÛÏÖñ.åÙ`W7‚)®Âˆ€Æ­éïæ §Ddkx,r‚&oÞá¢2I@|`m’·bY/'¹ì6¡—³|cdÜñ
+ðrýøBh7È£:aÛÞx1°ÁßTòÐò2Ô©M¯Ù°:F†>ÀŠ³ZV¶le™Ù˜
+ÒI@ôčb#`€ä‚·±L’·I|ϒ0"p'}:x#V`²$øu®m¸OÊ©[=Œá²´¬@0™Åà#¨3&Í,­Ö©ÕŠÅ”•¹¼\bð8(”MV¬ŽéZ§Wh¼xlO\AS¥‹š^’H!¶:Õ{¹!ãcÊ VtIý²{'( é°‘ˆ-Ä&ÿ0ñ·M2Ø8õވ,©ÚÁŒ4E«`ˆ€%܂ߘ¤Ðyï
+į5uTütZ4mޏ¬ƒÑýüÚC“i0!jóÁ­H°ðAðܱáñ²×Í';Ò
+8ø|ëØ8XžHÃ`¹ïVï‡(“R”
+°&]è":Š¤Ì.»ìòIEb—«
+uª¼)NOŠŠIQï9bÊ®).ç• @—¶›êˆ­¬xgÛ·åQµr xtè/:*—ìȍòº7 ±±8wQñѪV-RGNÖëÊܵ)×ÅÍ
+Q1åí|#èý6¶ $*áÀq? Æ9]Düà+çðÉ9ó§*@”òÀâ+G¼i¡L„‰K曛5aiˇ/ۇÕ2ûž±gU‹Ì=ìÕà¯Òú¢äú||<¹ºªÆH蚿š„˜P*ËóU1_¯Wëʇ²–mi¨YØGB–Ñš\^Vð²-/*è +/g>\M¦¸¢wí³}ÙŠ7i‹ÕÝÝf¾îžô–Üb„ðr+Ç_œIúÌ*Öz=r„S‹ý¡.øîpþwy‚Äh2-¾/äZ’†– jús­Ïçöd¸šbÃuàƒ°"âÏBŒ¢"9{yöøøu‰IȪò&OÛf{µT<œëÙÏ<·¦¿Éü¸˜_œÏŽª–ÿ©jIþ£ŠËÊӏGï?N‰̎cÜ
+.ŸÍ”“ŠP]ÒD•!0—yð¢B/W
+&^=š} Lê·ì9:ý]åkˆô—¨Ö¶¼^Ðß@ˆ+ƒF½üªÓ–îð@˜VùAÖ=¡§ÔU–·œ¯óãíïyÿbŸ=h
+û‹ÅÌ ^U7óÅüfK¸ÑùäY© ò=«ÜJ)6Åõb=¿ÖÁۊ)ôĘ-õÉüö»ƒýã£ó©Äg¦·=&
+íÁ^šÐQåÊb§²EvÄûo¿«ù°˜Ã9ý=_>,õ×}ÅÜÞæ9MYL%Ò; f{ˆÿ€aÀÞ>Ú¡ü* †éåëHv;$SV¡ÉùÉìCÕÒ}IýˆÔ‡v›€w‡c—qŒŠ£æxÊ8vÏpìÇ®lüK8փ”¡c
+Wò5ôy¯RËìõϤö¹^,U«æªnYôî*WŠ¶>,¿è“¯Ð»mn¥³0VFateÀ^V·½bnØ_¯¾nìKÂlüÏ5v1Ft„ÝO@œÔž¿Y†ÖÃÓsƁàª†Pòç™Te@îBýËìõúÿ«¨Îñ|bH¦§xÝñ²/
+„óÔþ%º/_Ÿ$6qHv1*ÿòû–|ÍkŸ½qõ\7Vw¬ŽII„«C¸ðh/IÚÌ{£ ërÀº°.ŒEíÅ2:ÌçëÅ"¿»¡¹ï%`÷-ÎÅ$ÓÐC¸Ø‘ ò©Ìtü0)£®ÿ†æZ°X‡]Hü`õÚp@݊q¿·|ÀnŸ¿:þïEá!œæ¥ï|­Ñ/y:núÝó`ÓԈ⫋cr¸ÛëÃ1¾yvôÝÛÛ³!|c=ix<:p=PèÞØ>¸öííÙI¤×Ç}gÖ|#å8ÊכëCzvýÃåÞ¼½=Ôõ­í]ß\¯Äzaø¿GRpendstream
+endobj
+132 0 obj
+<</Type/Page/Annots[133 0 R 134 0 R]/Contents[776 0 R 136 0 R 777 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 135 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+133 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 74.76 88.34 84.78 98.72]/P 132 0 R>>
+endobj
+134 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172519)/Rect[ 283.26 716.9 315.18 727.7]/P 132 0 R>>
+endobj
+135 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F4 650 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+136 0 obj
+<</Filter/FlateDecode/Length 2744>>
+stream
+hÞäYÛrÇ}ÇWÌã¬ËXÍýò¨åRJ
+i
+²ì‹–R A¤\Êo$œÓݳÀ2Œ™¼8åH/ÄötOOÏéÓ=³K«>̞|÷Öª»Y4±A•Úg§œë£²¾¯EÝ³‹Ù/3«Öj´±Æ÷Ylæ{£¿QW3£J°4k읚7‰ÔÐ>y¾Kj¹SFõIõ%d“ÔnyE!8
+˔RxW™² b*}`°#‚¼ôÑù6=‡D‰bd‘¤Ì4€YY‚­E_‹;x« Z‘ò Œ€Çَ±&*!²Z
+ò`ƒ›Y_àvþm=Ù
+~=¨Q.E7)Íؗ\îɕ²Aqc8!µ"¹¬>ÍHæɎʦ :¡X>ÓÔd"å?8Až%[8«¹ðþÀ­Â,ˆä) ­1‚e)N¹µIl]6à;Ñ0§J/F)r$9ϕR傃 Ëœ¨åHÊ^¤Ì•)ÛRØ%Œ”LÓâXªT²ØCö‚ ¼cK9DR5IIqñĔÅ4Œ £aj ˜Q‹ì3²÷Ê( hiÖs´a™8ñ~sa¥ñ²{Ë­H:ÄD"÷'Ü´
+µ&YCàð
+“O™<D¨ONñòƒ#¯\™>ÐŽž/²œ ¦¾ô;€óSÌc–àQ;£I^/ŽÞœœ½û3Ò'üJJŸB"½÷,>±{ŽŽŽkt¥Rí
+–ô‚fïôñ×Q˜Ó/;¶1qD”žOŽNßQb#}qÁÍSp™èr®0køzômßïŽÞô0p¦¡ô)nÇïg'Ä=¼;s {)áÜJ˜?]½H÷û°¯äü*ùÿ¯iýºvÐå«áÕjW˜– iyÂ4‹’Ø#ÅujçÙtlºñˆØ“ëP–‡C╵¿qƒý’ªòh1£¨xáö&õ >û+_ý𧋗þÌ:¿ÿŸ€/x‡µw©é çÿuLõÑ÷á‘é%Ó?Ì~s:ýë? }hM=‰NBO¸Mû ‚æÞ?\F}ª˜/j;úu„”{d.ýv¯.öTKztéË£î#}ƒĽq½+¿==ÐÿÀÜt¾½¯§Óý5}zĽ¯æQ÷>¹ÇÜ{¦îê%ïõÿ`ü
+ûendstream
+endobj
+137 0 obj
+<</Type/Page/Annots[138 0 R 139 0 R 140 0 R 141 0 R 142 0 R]/Contents[778 0 R 144 0 R 779 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 143 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+138 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 137 0 R>>
+endobj
+139 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 645.14 434.04 655.34]/P 137 0 R>>
+endobj
+140 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 493.16 434.04 503.36]/P 137 0 R>>
+endobj
+141 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173148)/Rect[ 315.9 269.9 387.9 280.7]/P 137 0 R>>
+endobj
+142 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 197.12 434.04 207.32]/P 137 0 R>>
+endobj
+143 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R/F7 263 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+144 0 obj
+<</Filter/FlateDecode/Length 3123>>
+stream
+hÞìYKsÛF¾óWÌH 0æ=8ìamË®l9¥$¢kk+ÞJQ$$qC‘
+AÅq~}¾î %z­¬½§\4¦§§§_÷µº={}¡Õu7
+±2A¥¦ŠFSy¥mÕ$µiGW£_FZ-Tfѵ­¢°Œw<ÿüJ­FµJNÓßøʨq¦h£Ï^tAÍ:U«*¨*¹XÕÍV¤€!~Qc5~“«thTÓTZ[5»åÏ·#[ Úàm9W.X5n*§‘®ª‡tÍLW£ï‡2S•|åu|ÚkW£E,ÞSÓà}¬}Uƒ}\Õ:2e-±Q³‘¾!ZۆC‰Š–©&ј­#ó†ÊFuÄòÄ@â@%žØ8Ǭ±ÒDëÊ03¬m‘Ö$&mCŸ« uf÷¼>6y<ÔNMUיLHSf¦ N$2Cd²)“µ• =¢½“alTÌThà}˜=õª«éƒ­=ûÄ㎾‚¤Y°s¿M‹¼‘mŠ°&È\MܾÒÞfö‘2&x6Z£™tÖ0'Òc·ÄŽˆ*ՖL“KñÁš†6‘N©rlì
+y†ö*ÀÍBNÐ,ÊPfƒAO–„‰> P³1()œ/0¥{8&Þ+â,qDx’ä€oN3å)Yö„×DØ ±O!'04Ž²¹Ëe,£œIYŒxDèŒ)ÌQÑ
+™¢”e^R ["çÑ ‡l2L5”¾ØC´¢Bíxǚü $Uš éʼnäCVçX12}&8ÀŒ&É>=KoØ
+H`Ú°f-™¦ø‡Ãx¿1ñ`me÷šaIÐd ’±
+X¢ #âüH
+ákHW@ی°¦
+b?a:fy¤`åµÈ#çW˜L%DeC^82sÜà Ž$Ö´< ¢êæ•- °Ú±c5ûa»ßžOFÏ^ïäjÔm8jùE
+½‡
+8‘¹Ú÷&')drÞI§¶7­šÝo6íjK6/ºvSò7iÓ¥š•ðEÌ­Vm¦·%´/ëUÅësÏÆ6§mÀ¢æhöVG©Øç Âr¶†H¥†¯÷c@1ôé؏ìBû©.<¿kWÂjzÖtڏºíÐ麗uŧzצì]Xd랗0@ARPôŠNAØö†ß[յ˖_g[æjçL)q½a1øÓîÖøj) »â_õ¶k{_åÝ ‡Meãp?’cíÛÂïv±ºîŒD=UÜÃ!ÊlÞ
+êˆÊ¥hYRO[\•¶G42µÁPè‡dcċ¡\‹S×j*/s5[ËÛUI-n±¸fêžöÀÚOù7"WdÊnÇƉר߮Ñrf¸>½P Yk1¦eSúb
+›bÉïœfwü »À2d_@2Û×Ê°¼®™‰?\òkËüê¾c—™âkµΛ–éÍûÜ2âŠàÒå¥ï—é]+„üŠ†«kæëÔ»¢$ÀíÈBdZ–+[!0Xßޖý@q¿â¡ÅlšÅ¬W
+ø ¡Kƒ^¾€H/ù✙¾ÕjÚ+Bæœ|ÅÖ³;뱞æ™Ûm
+Mb*5Ôü®.§LÝÏ¿†H*©ËŖ_»’_Eþþ>½‘i«µèu7¿ë"`UEèŠyçû¬øõ’?_ÿúîyž©þ¦4RÎ Lì\MïhEÆi”ôv4Ÿ%]@µs¢¤û8JúJ.º‡@‰þã‰@éPwSx”çço>P’šRíꓰ’»¶/õ[¹¾n©Ç@ECÌGMKþ´ÜNó0\ïŠ{!º9ë+5`͂–ù Bã`™&Áy¶Má‡vÈh”×Y
+å"µêg›Ízƒæ𦕖›º†³ÖÚuîîT„›ºªÍÎì;%tŽÐ³2B­Á«¡+œ·]õ0ÔéŠm'e`d”êŠáøl2¢Pz7ºv@Š[º>–;íúBƒ¶¿l°ð<
+@ ›ŒÝèpȝé‰ÞÐýÛ`MÚâpÙ¬Sôt­ŠZ
+»‹ÃÖÂ@ÈéÖÂèú°µ8͚þ!ÀU Iendstream
+endobj
+145 0 obj
+<</Type/Page/Annots[146 0 R 147 0 R 148 0 R 149 0 R 150 0 R]/Contents[780 0 R 152 0 R 781 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 151 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+146 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 74.76 88.34 84.78 98.72]/P 145 0 R>>
+endobj
+147 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173148)/Rect[ 453.42 688.88 525.36 699.68]/P 145 0 R>>
+endobj
+148 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 472.38 411.14 524.16 421.34]/P 145 0 R>>
+endobj
+149 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 340.68 400.16 364.68 411.14]/P 145 0 R>>
+endobj
+150 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 395.82 224.12 442.32 234.32]/P 145 0 R>>
+endobj
+151 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R/F7 263 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+152 0 obj
+<</Filter/FlateDecode/Length 3400>>
+stream
+hÞ´ZKs7¾óWà8³eŽñàƒlI)o´Vbћڲ·¶(j$q#“2IÙñ¿ß¯»1äP¯Ä©Ú‹È@£__7(£®F/<3êj=
+:4Þ«”›Ö*k› ŒkrR«nt9ú<2j®z£]Ó
+Óäó0ß·M<©ÜÞp*’2Éù '­D·ðið#„/“¬H¬3Ê/Mý [4mُl‚‘ýÈøG&‚‚ q±ÜrÚe_‡<í¨éx$òxˆ[NväXÈϞí9?ðßþúËèÕdôòØÂa'—£ŒÃ~Ê_"-R_¸¢vjò ë®Fت ö§/YM¾Ž>Tg“W''o^©›ùùjZÒժÆͪoõ¿'y‹‹@­&‡´ÚÄz-KßÿC×°rLdæ£Éç∈ò+¨~{¸-rɼ®¶7Ï72åFrr—¬¡"¹
+c}´È’©ø¹ë³:xýә¬-F€ýu~fo¤—ÖlÝCvù°³Ž$ýX}¬Y¿Û] §9!ƒF^é/™z£B¡lÔ;«Ú¬Év©R›k";uPCúX½†¹aҟԗ—rՔfI5mõ¢†ña^~GáÖÉ·ZÔ¦âáú£Îk${wó 乺îy3uµCš©¾ˆs9u&ÓKY²ar¥øcŠõ3᦭úmW5rk5]Ëú™j¾Ù¤¹å+Ìj*#ªßäCîðâ¡l佬 ö-ˆàÄ7_+V¿æêK£)ÁŠº-<Õ½î65r0 LK(¥ Á#²D›ë÷åE2O]t—µCª®¦w<uS¶À5‰¼ ž»Û&¦2×ñà×9ÌÉ{Êè5ŸÖÉÐJ>gÝü‹Ü²“T!§Ì|#GvEªKÞg#KWtÆL&nnæ‹+¢ËI*þ؊?îêw‚ªÜC=Ù÷l‰VJ™ÿy³˜oþóêd/X(Ç"Ö­Ífì5°Žàdgvô,sy'î°`·;͗e Õ°¸Üq°ˆôÅX(]ÅHEí.« ÌáýҝӤ05üZ®ýDŠ
+)=’¢8;µ&;±bߞœþq
+1=L@ªWÿš©3˜j·×Çêð×Ów‡êà‚ÜmÕ­×/ÔÉÏÌx{8ÝL_`X ËI·¸Ú\¿xuzzòˆÏ¨Î'«;¨þ³éNºéÅñññru¸8YN/îç(=ÌN-mŸœé-oàL¡íTkòDÜZMÕá’7T_7K^¨#e÷¹gÛðZ¤J¾R¬ Hz!Œ5rV¬¾Ì‘mxϧ=:ˇžP ú/¹ƒƒ ‚Ôҟv‡£wgGûXõHå< º¿g Où(coÏÏ:
+¾s»éÏ$“y²kö¨àDtӊ9Nïcoùï~ŒíÛÀjx4ÒRVÚ lS íƒ×\«¹ê'6©©Îönka:´°£€•Ýv¶tïßRidª£ã7oÐ­¾ú½|ê
+eMøApVÿÞQ:LÊ@®!Êv5
+9ÚÓݺ=Œ¼wÑRÈzäÊAÜí½ÕœOhº¡cÆqRœ,fS)º)+¦û¨‹kÓΧ
+u2SË Ò_ìKN”˜¼3ÛÔL֍E±¦höÕ)WH§'ü\ã°ÍOi—jRSQð®öH‚Õû£ºåZi©æW‹%¼ì˜§¥ =ÝNg5_î7ù@¿Ž½6k¡šýÔ06ôÈJ!׈{Vtõ4ŠõK·•®á«qÝI ,ÿ
+P{ÿ ¯ŸüKÆ3ð^זá øzÔµ6=ƒÎEÜà Øf?옾€®wó ,mÞ=ëîmðaÿL<ã6w5ç¶÷vÃ9åauÈTÙ7Ä] ]æ‚©™¸ 0~ÑÌ
+’gì3Ü[óÔ¸÷ªÛ’úúö;ðøÑ´l£ZÔ"÷­TÖçÈUùÍ)ýIýé½ú#ÐOÒØJŸ¿Ã¶ )ˆ)ØhéÉ?`o¾O焌\Ë./ѵɁÜ¿¼^ ‰>VXêéE´0ªòÉ­dà—éhÏ>‡CÖ»½q¨ôácÆîǯêýþU·7m·¸¼­LžJ îlkB„9 ÙÒ+/£¦<ÊRe—äÖu¥fK~ríÊè9='& eF>>l w(oþ=x¥Þì¦xJ÷,H?œÕä¼=VÐK@RZ|'`µé ãCŠ½Lhî©<$0¸÷,r5âÿŠ¸‡‚2!ÁRab¦Ât˜ir×Ë´ºÏ·Ùù`7=œ£Xü“KìŽ%(ž\ÄBQîžÉ³¶µükÎã@@½æ^¢ß_ëÚý½?+‚ߟýŸbºslendstream
+endobj
+153 0 obj
+<</Type/Page/Annots[154 0 R 155 0 R 156 0 R 157 0 R 158 0 R 159 0 R]/Contents[782 0 R 161 0 R 783 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 160 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+154 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 153 0 R>>
+endobj
+155 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172519)/Rect[ 476.28 628.16 524.16 638.36]/P 153 0 R>>
+endobj
+156 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172519)/Rect[ 276.9 617.18 346.38 628.16]/P 153 0 R>>
+endobj
+157 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 408.6 600.14 455.04 610.34]/P 153 0 R>>
+endobj
+158 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 438.14 434.04 448.34]/P 153 0 R>>
+endobj
+159 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 399.6 247.16 446.04 257.36]/P 153 0 R>>
+endobj
+160 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+161 0 obj
+<</Filter/FlateDecode/Length 3116>>
+stream
+hÞ¼YÛrÇ}ÇWìãnÊXíÜgó(Šr)ÅÄ´H;•’R*
+e¤H‚H³ä¯Ï9ݳ@¼È–•¼Û3=3=ݧoCS}˜<ûþÄT6“˜Z«Ü·ÉVÖ¶¡2®ísµ^LÎ''¦ZV Åt®MÊ2yþù—êjÒUÙ„>´¶šŠÓ˜}v°‰ÕlSuU«6ûÔÅj3»¢–|¬æ:ü;5±¯ú¾5ÆU³K¾œ¸6v_“i룫¦}ëM&éÛn—î„é|òã͡‡ð¦!o7ßFkt[|ç¾Ç÷Ԅ¶û´íLÊ9©¯f’¡'m\/“±O¤’ªÏœs]ÞغÄYOÖXFn*ËÂÞ{aM­!mZ+ÌжË$ÍBºžÃm4¦°9K2;_MmÛu ̑¤M¹°§Þp ˆ$³µ$³Ë Ĭk-t¬ìْ^§quP©P±‡õ¡ö<ˆá€ë‚̇,óž£ ¹
+z®é€1Ð9X½¦nÖG]kÈZ\a)MDi½Ò;+dòdÀmÉD‚έ hBÓ¤p¶Àfʔ[/ZÀ€PÁº²<ùȁH $• ‚Lfonïsᦠû¶BZ0NfÍN©y€­ãQ ˆ ’”¼‡ Â' ~@å6Y§“PÖËI®\›ª—³|gdÞQ’AÉ>*)6°úrÃü À4Bß.x1i3¶ˆÝ ÜsPñC»ã—¡Í)?FƒêiÞ T„™•²â8 e+KÏ+@OMBEŸ¸QìD ±à­ZA(“ÅÂ)Ë]³,ˆÜÉ#¾ ¼*ÐY2î•×&è Ø'ä4M“FsYRÖI€1éÅÀ# 3%Ì,©ä”JBÑe —"àJ4'²Ù
+þ¼—™uãZSŸ­?ɾ‡§Ì´@ €ƒN ~HÈE`÷±?ŸÇú4î,ÏBÃÎrWo§EQ¦(JµTـ5¹ê;¨^UċBáåÊ@½\ùE˜›zÕ mÕ³êՋŠ©6Þ7yÝwÕëEc Šú×Ê6S“£Éd0Ϭêu4’±mì` Ô!nO‡3Ö©m¨WÍé°<êru ±Žp‹-a“çGï¾?<UV÷ŒuüIˆ’¹à ë­ÜõMýü_§‡ÕIë²ÑÛúèXÆ~^¬7^®®¾«ŽŽV——gWóMu}p9ÇðæmSnW4ÛIêî'>£*‘üE•¯äÄzÓøzsàåz±©Îªï72SÉàÇ[ýݔaýY5ÓւøEVóEãU¾œ-öY>èò›2úË¢:—¥`rÝL-ÂL} fWß5P‰­ÏdåëR½Ð]~mPšZ÷Zo ùª  ý
+êr‚¬X”ù‹@Ž½ûqƒy5[ÉT(¿Ð£Њ¥¬hðÃ@ÂPÁQ»lÁl¶uÝ
+0—G„¥-Âæˆb,îb,Õt_YÌÊ´% ||AX–a´h|ÂVõ‹ý–¶òJk{ÏVæi[¹}[ý|øúÝëŽOtÍpR'E‡,ҝ«/[UÙï²èp"íŠá1Œ”BÃX¯ÎÞ_,æ£ÁEbaÛ¡^†poj°½XÂú¥x£¹Mà¶p‡¨pð»puõs“;ñ]$sñW¸!/\]VÌÞÏæò)Nÿƒ,½•%e›c]ºRr1Óßec ««íҍNœéÏíXü(³ºÛB¾7ˆPø)[߬¶Ëuè½ñi{Ð>ýøt¾û“ø|1õ» Õd1@0º5Ê ÀB éP´fõEÁEeL38Ԉfö6å‡‚¬*±–D·'JIƒªÛ‹ Ìä%WÈUb÷™øõz)Î~}³,NË^ɎCa€Þý|Œ~Œ•RØa^.ófŠÞí$.™Y>±°õµ¤ Ê  X@0QA€5¿€¾Ò3YãÚ(E³÷ø-~샺׫+Ö¹¾¾Õߛ}`/+‡ÀZEn‚gp¬¢
+Â=åÅñ(ƒ„ ]« ú¨¡iÔ;§h^"Æ^†¶^2aÒG.ïCà­LŽgØ
+
+½¢qÐY¤P6RãìîTB~‹-D4¢ž·gRӻǪL1¾ê qjcÞkÔĕ<̛a÷"4_œíPè}Úg»ÃˆÎ?±»
+?Îo7x¼#*Ón¯ŽùCË~uÆbѼ—´"ß,ÃvÝØh»8d­ÅF²ýîK@!i4ì[†Ì±Ÿ­|&ÿt¶²™qñ›d+¾±ªëþÑlÕö;inô["òfùÝU31lK{ÀxÈI]౫չú5Z?ŽQà¿ggÅ
+ÏÏgÈ»®–WÃÔ'éØn bÙ§Ý֞CHê>ï,Џ@&oø
+ڗÊ>iku#Töš"ª: U2‹X%þ& rcè%+{qøKÆT©îl)dRâ'Í²û¦IÚ3<+§{æ(ñò5C«C³,¡’Í~c|.¾™öŽcGìh‡j\¨ÿAUԗïùA”h}.ˇ€º¼D÷.%yäkáç+YvSx®×«ôߢ0Ý©¹),™‚<–껐Ýæ»×ÊÛeòç0“{¹W_óuâŒfϵl×ë“a’9҉íÑÒÈ%åð½þêEùu.;Þ¿ª¼*Êeå!qU6xèÂÂz§þáÒó¥ÖAÐFß=dÓß2 z1mû—2}ÉAn›ÔK
+²LJ§ >Åoô½õË)èŽÿ×„>­Õ„ îó^$眍CFà±¤£ï8¿7=sУ‹¼4çJðß=ZÅr6kŽð|$ƒI†Ïsí½æ »ýÕe>ÉR˜/Z‰d rú½E饙ÄÓÙÿ
+0íL0endstream
+endobj
+162 0 obj
+<</Type/Page/Annots[163 0 R 164 0 R 165 0 R 166 0 R 167 0 R 168 0 R]/Contents[784 0 R 170 0 R 785 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 169 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+163 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 79.74 88.34 89.76 98.72]/P 162 0 R>>
+endobj
+164 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 628.16 434.04 638.36]/P 162 0 R>>
+endobj
+165 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 488.12 434.04 498.32]/P 162 0 R>>
+endobj
+166 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173343)/Rect[ 123.96 391.88 189.96 402.68]/P 162 0 R>>
+endobj
+167 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 285.14 434.04 295.34]/P 162 0 R>>
+endobj
+168 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 157.16 434.04 167.36]/P 162 0 R>>
+endobj
+169 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R/F7 263 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+170 0 obj
+<</Filter/FlateDecode/Length 3207>>
+stream
+j7[“ †LøMiðZüõPn]V97Z[5»âñ«‘mBkðm57.X5΍ӉH×´ÇtËB£ŸJcÓÚóu|굎µk‚Ñ¢ßSÎø>Ö¾i}Vã¦Õ‘)k‰ˆYÍFDúL´†F¢BŽDEËTNijmdÙÐØH\G¢¡L¤Tâ‰~%ÑØh¢ucX86Æ&"­ILÚLÃMкˆ{^¿I>2?´NMÓ¶ LHSYÓ@0ùÉ"“M ×6NñdˆöNØØ:¨X¨ø=u¦«iÀ¶žù>1ßÑ(Hš?wÛ´H3ÐÉÙ¦(ËAæj’öö¶ˆ·È•1 À³Ó²fÒYÃdtžHÝ’8rtjL[1M!ŀ5™S6‘M©qììˆ\žol™] @62ITä4噙œé¤ Ÿ“éµe¤Z’ò ˆ £îlsœ¨äy$[KK¢œ ’,Ï0” <`˜ö"­“°#SÆñJ¶l›\Ïk¹V3ߒ Dz!s’c`4üe;þŠÓ4ÀßHlp5jÔvĽõ¤3òëNr)š£ÒôMŠi@gŠٍá€Ð
+vr1Ê@ÎSþh’Bù"[«&W˜w9‚
+£&ÐO_²š|ýZOž¾|ùâ©Z-ßo§5"Ymkì¬ú\ÿsò·‘3ØLiÕ䄦ۘßÊÔ7ÿhkD¹ò:°ðéd„u±DÄ*‚ò
+®Cäî¸-v ß ©6àóŽtّl§ì%·p‘l ̇cÊFl6M¨Ç:J©Njd§®65N˜j¦^œ(ˆ•v®¦Ü¬r«^/jœœ¹ú¨Ìp ’Gö'¬wl¿°æ÷ìã€h#hbº` cð¡FçÅ
+íUD=ù¦™*©Î>§"îçH½ûñL$í}Q×ÆÒG¦vŠ4»ê×êé/“Su^‡Jô¼­N~>{}¢žÌçÛÅû·5{ဖßu/Á?¸Ü•ÜyQã\«vµ«v7ȄT-vjª~ܨ-¨X-~ëF÷jÏ¢¤–©
+ña¡æ‹Úz
+Àr¶¨éP®6{+ö}ÑH B‚Û>è}**D׶ˆ´RÇ_Ë~ˆˆÏèXÜQD$öËÁp}0^¬—ûwO_ŠxY$2¢³¸èTÿ9`>¢Y¢þæ8`/™[âZlyöº õQJµ{g)"Lƾ­n‡™š&Ä>ؼÑ\æï§T0šp )ìªýŽ*)#Œ„± ÒªvŸËø~!ÃW<|ÕQôa‘ €&K%øé=ïEbÓ}šºªÉ¤jS֟/vxÊ¢Y™°¾ áååMdž3«)kXnÖ2ˆ5t¦õØð]ÑT˜sZqYˆK¶zÊÛßeB|^ÓÑT©5fªbЪ¬ˆÔ5jê¶R‘xæ ¡Œ¯žÉvþ.YÉÅeZtƒY㡺‚äôGš–h1L^Õè˪› ZîX'•P eÀ[ Ê<mÕÍ5Só©H,æL>\VµbœäÞ÷)+çÃ褬ܗË*ôeõúôÉÉ ¦+_YQΆ»ø]+
+w–+]V±×‹¹Wäµ\]m€$¨ ZÍF0Šík_M  AˆeM%¿¾ä9ÅÏMLEŵ˜Z¨Ë%J7Ñæy`­¦ó9ÛÊÀnWÜ\«h¡qV뢇•oåȄJÒ§á9G´WSa^.äSM¯dâ͚U2Œ•ÈrSžÈâoˆ}³[(êœöøy”\ìß0è
+^¶kî(ü,ßi‘´’{3
+NŠ»iÐê}ÅI¢3rÓ}ÛI¿ý$9~ ¸õÐB?-÷)gûŸŽNJ\Ä Õ øŠ ƒ–|UßÜw¤èØÿ\óÿèèn×ú_e~§Ì56=ÐÐτºž}·¡{hj)ôê÷÷sš~(<®³!7dúGº9R}?Fü[€ ûg;Lendstream
+endobj
+171 0 obj
+<</Type/Page/Annots[172 0 R 173 0 R 174 0 R 175 0 R]/Contents[786 0 R 177 0 R 787 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 176 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+172 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 171 0 R>>
+endobj
+173 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 645.14 434.04 655.34]/P 171 0 R>>
+endobj
+174 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 487.16 434.04 497.36]/P 171 0 R>>
+endobj
+175 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 392.82 308.12 439.32 318.32]/P 171 0 R>>
+endobj
+176 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+177 0 obj
+<</Filter/FlateDecode/Length 2738>>
+stream
+‹Ñy=NKæ@$äT¸6g™RŠ kl"ŸRí8
+8
+Ñ[¦Gh ,’<+“3­uÖ7©XS›ZqLá
+ùŠÒÀ1£ZS‡¿lt,둃µ×y=J~íP“I BÔ6”#—`Æ=’àhEEÛ£ úánÙÙ¬P«ç'p­Fbï{Øýyð|4xúÒ¼£ëAƒjèå‡üb• EeÅhy7,pŒ&F_¿ÈËתBš¤×¡ú×è‹"RÄ"£#2FaL;#¦<ãbT¡îÈç'üsòªËäs1çßY ?X³®l­åx}ÏëèMôGü€(8ÄiÚrq8ë]PÀàC=æ' ±7=)”†Þô¬îfïÔ(]•£$ŒÇœ$ ÐçÑAðrd ž|T æZ®*¼¶äD¼:4¥v®"ËF‰óie
+ƒ3(›ò<òÿú®ª90ÜJ2èA”; ö¡_ÙÁo°] à“[<ô¿±€w´O=ˆetÅF×èøõٟ‰.ô(£ÐõÈÆ?-ÓAK?€–î U€ 6€¥WÄq•ɸbTLiÆ[g±`Š]£çÅ-MZWuH.´²¦5góû
+AÓ÷ êw½<;9}v´GH¼Î¢{߯õy£wòèíéù‘xv á«õt³y"NÎØðöh¼?Á°È&'ÓåÍöão’ÕwYs9Ž¯n'7È=
+Ò¶Í³%&°U–jR§í«¼ÁµáÐDoè>ÙۓŽØ߶ø=}&áêö:ÿÖízjõº]½w"»›Ì{ìÿïñÑ£Çíu!?ÄÇæñ±×Pý |ô*t¯›¿‚tÕþ?¿ËG—lÝÑÑ¥=:’Κƒ|Ü©¿%ä¡© ‘Ý® nŸo^óõø0!:Ù1²lÞ§¤þ”´¸ôZ‘¡¤Qÿ%KµÇ¿@Ÿ•ýn^×[ÚÐpº ×¼œPŒ.ø禢%ÁŽxij1uwý¼÷‰guh¨»®<µ(÷·Ä6k1=‚mšî±Õ[£ÉºO6¾ÉébjÙã|fÛ«%}®@a¸Ë¿(Ç xGSšiL¼+•¦šÜ쁀Áۏ*‹VF¾­4Åþ7/ÏQdöçÐu‹%4bèŗÙ|N¸!0‰>mÅWfA_ÇCã+q½^åçß°rvU¿¶p4[§Mqš{QD4Xº °{g¹‚$*ò¬òÔ_®fËítwÝ®àiñ—Ešrǯ¯+K÷œéºò„·ìÄè§/ÛÆ«|1:!э.oòÞG´ÈA“§m´¬<Ù³¥ßìÐ*×pÂIÑêv*ßQ¥‡ƒ¦‘Ó¬_Ó-i¶ì/žÐǒ{Æç¸ÕºãIÁ;·åÿâ|ÛD”®Ü¸êšÜo]bb÷J·²NÒmbW¶-Êv®ØùÀ½²½ùÅZÓçô{/Ô⠕z͋Oø°"ö$ù[{G‚CÛ¢ú¦\v“{X²Iiºš‡RՖeúLÒW÷u <^˜‡¦–’½Û–ªGçâVj´Az_¹ û¦d¿qÅæ×Ò_[›°ücú²¼Ñj~/lýwÊÎà¿2Xaendstream
+endobj
+178 0 obj
+<</Type/Page/Annots[179 0 R 180 0 R 181 0 R 182 0 R 183 0 R 184 0 R]/Contents[788 0 R 186 0 R 789 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 185 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+179 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 79.74 88.34 89.76 98.72]/P 178 0 R>>
+endobj
+180 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 472.38 552.14 524.16 562.34]/P 178 0 R>>
+endobj
+181 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 340.68 541.16 364.68 552.14]/P 178 0 R>>
+endobj
+182 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172840)/Rect[ 448.44 456.86 514.44 467.66]/P 178 0 R>>
+endobj
+183 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 338.12 434.04 348.32]/P 178 0 R>>
+endobj
+184 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 192.14 434.04 202.34]/P 178 0 R>>
+endobj
+185 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R/F7 263 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+186 0 obj
+<</Filter/FlateDecode/Length 3473>>
+stream
+hÞìZÍrÛȾó)æl™0æƒÜ֖”rJky%z][ëÔDB2ŠÔ’”ík$œ¯»$HIvÖ©Ê)=Ó3ÓÓÝ_ÿŒ¬ÕõèåŸ/´º^|éçT¬‹Ê(c
+ßŒlJƒ¯ùh\¸`Õ¸.œŽDº¢Ò%3]~ÜÛ´*J[C|]w»Žµ+‚Ѳ/¾c]ã{¬}QúZ‹RWLYKDU«éˆH_­±#Q¡®ˆª,Su¤9[VÌ
+¦½pë(ÓSÆñI6]›TÏg¹Ró¼%ˆôBÖAH¶ÑЗíççì¦ ú†óà‚óQ±mO<‰']ÿa”¡hÐôE¬â]“5Hn˜V(S©Ï#¢y±!8ƒŽNڃZhi(Y ätdgDóLéÈV­"ß¾Ù<íäÖØœfʗlr­ƒðš
+º¿“›AÍ¡&Š#¢ŒeäÀ„\ø ÜeL®eˆª¬PSSæ%p%2M²›FÃTMÅ*+"”Žo¬É†AàQƒÇ‡JXcÁHe4L!+ê(÷ô¼{ÍZhéšm4gš|&âûV‘'K+·×Š$Dr|ÁA+ÒÁ|ü‚ðÕ$+ ëŒâKDÂt•ö# ¯e?2~ᇉ 6¤ƒ+»ìë0‚£K:A„<⦓-9â³cûŽÏ0ìÃÀ_½šŒ^ž8ìäjT#°ŸòG E
+ð +–VMn°îz„-Œš`ú¨Õä~ôKv1yuzú敚w—«&‡%³UŽ›eù_'9ƒ‹@”RMŽh9´‰õ¥,}ÿC™Ãʙׁ™'#œ‹#*üäWPü îÓm’Kæ](áj{ó|#n$×Iw©K¨H®BâC1é"ðN–F»—&äcƒR²£Þ©³eŽ“M՛#EØ\N¾™Õ¥:osdÎ:û¬Ìþ"8òGœ7”_¦·â驪ÑF¢‰éŠÁ‡Þ½3”ðo•Oþ†¥A–Š«³Îé†À*ØÙR¿þt|þæägá¶OY^K?‚`L¦'k³º~É^ý<9VyÈv{}̎>œ©ïgž­Úõú :}nj·Gͦya%,§íâzóéÅ«³³SÅ
+*íà”_ëlÓ-Ó@êù`æ Uþa°øÆ8aË@¹ÕÄ ýå8áâįïŽÏøõýÛwçg“ãד½°&£®ýŒ ÂגðÁÉåÃ?f_Œ\õ9“Š:ŠGݺ!ÝÛx£t7o \Ã{`“}ÊãÓ ºÏnj6jhÉu™£e¼]pޏ¸41®%ãVɸ/OœH=LÍÍü—ÙÛå0ü 66(îêlZgQÁòš ™.%<ˆ ëL!,-Rƒ×äмͺ›n.xNñgλ¶;´wä'€¥ñϋÉy%áëêâa݋¼‹&?F-ã³è"S—"Ør YbžÉÿR3ø>§n'{kxØْmÿ€Œuÿe¶}Ògƒ÷CŸuۆÁ§Êl’G¼ÉKR+?sÉ8Êhxoï sÉ'žFÒz`EªC„ƒ½Œ©w‡ì@@b¶ž®º[Òn„« /xqß1z Alpeáã g0²ÇI×Îáы•Ðõ$÷ÙÃ-ü1֞ÒÛQÎEç”| 'ué4è¡ܛVÛPè¼ìûfAh‰ÙíünöH¯MÊÐãCµ °ï‹M/*AÎÀã:ÐÔ.Dˆp”ÓU²Rq)zŽ'¢zõXÄìêjµ”Õ7¬uÿ©øâ"è=²O(K ÛtDƒÎØi¸`>™¿l A¨U¢šY±KÅÃ;”ÎŽ4. ¡ÏN:›qG ‰KÚô]î ¦Ën±AŌ’Wz³MŸÞPq£É?¨èÈ}’šú
+ÜPBÍé_*ÀK²¥[ªn–
+øgªÿ¹¶I‰Üqla³^umºÒXŽ;¸—é;9ò”@Œþ‡CÅ'º]YQÁD¦ÃØìŒmbÊìtÀ’"—ôyI¸"O>î@e÷ S\K°–W9ºÅn Í!ÂPI¿iQŽPû!8r0ôÒí«½p¯s¿”ú ë~†ð7ò‹)·‘§L·Ü¸}\Î!dÉäŠ#ú:¦–ü\Ðð÷l†u¤ÙW¦(wt’buÒ쫳œ•wÊÍ;}톇ȊÆûyî(°¾?Ωû£ñîz±\µê„§OÈÁ«¤§Ûfšóåþ.?Ô¹Ùl³ªØ3cêÿø9©ÁÓ[‚´hÕ@[gwÔ5Þò¿q9-ÞzªæËq†§ò€_ %bôÛö2Ýþâýë×Ç”°ëì :^­–+µ„ƒ¬î;”}³u»­ùÜs5=ó[kˆÙ%ƒL¶äZ®ç£ZÎÈ<EnZÊB³‡Dè@~*xÃãɈÒy
+—*ãö9m—Ü“)ÛX.,U¨¡ä¸›ÑR2€0}Dã5åûTõó=¢¡ ü¨ýmù~?§è>öÙ0Ì÷a›ï-ýOÒ½“¬Rqº×œîµ ¡ìbC/ý 2ÛÐSÍ`Mað/ƒäNÂÙlNùpÕöì*Q1Ü<“Ö·Ý MNrÁy3f¿K¨¢¸ÒFˆ)‰ÝT‘òïç†îwr#ª£—Wrš´ }UÑ9ËéÂ"k·W5z|¦w}¤¹œú®ä€“ï$´õ‚½Wn Z¬RµújC#¤c.7°ÜØVI˜™Ú•KŠÀ%•H()\à‘ýÌAçXë?š881t¢ K÷©CL*Õ¬Rõi¢æ4Ár?Î992üˆr÷׳òai¶€Ü
+¡“oR®E²Ç|šJ â )½ñ_ηo›;>‘%,z–ÈTÅ]O1’&Mìc<"RŠÁ¦¤¿¦‡s–
+¿Ÿ=ö··¹é1ƒ\ï †¯Æ~cÂ7·sö¿ˆýûo)ôÖqð‚CÿÁí¼Ï€Zq£ÑèñÏ°ÛÏ!ϛÿAØï¶Pÿ?Ê¡\ÇÈ>cL¢œ&mïÃÖ€|;;œŒ?³0A|w&]qx¬ÈdèÿÝ1¶?‹Ó+÷à»û<þ-Àmíê}endstream
+endobj
+187 0 obj
+<</Type/Page/Annots[188 0 R 189 0 R 190 0 R]/Contents[790 0 R 192 0 R 791 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 191 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+188 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 187 0 R>>
+endobj
+189 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 395.82 609.14 442.32 619.34]/P 187 0 R>>
+endobj
+190 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 451.16 434.04 461.36]/P 187 0 R>>
+endobj
+191 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+192 0 obj
+<</Filter/FlateDecode/Length 2602>>
+stream
+ðŽn ݆QËùbC)Š£{ì»@Â1š€}|’ß6Ò$òÕ?F4 ”ŒNIi„0Œ˜òŽËQ ¾#ßð¿7¯+T™<3þ?­ðçš9«ÊÔJŽW¬÷lD7-Ðð B€CL Ô]ÈÅàÌ·¾ ù؁ÆÞöØ 5ô¶göv÷ŽÍR%P9JB;ì‰"5}9Š€—zvù´̕\T¸¶äD¼>´¤²¶"ËԈm¥
+ùUèj¨¢W‘ܑÎqÝ&IéÜmt— ÌÎw ê#um¨¡V£b«Ï[3ü93dí™ã7ŸÿðztöùâÃûÑÙÉ(o2OBiCÿze,¨€&͒ǝ‰ËÊËT^Éc,ûÝõe;Ù,VëWâÍ6`ùL,ËÚUUœ-nø&oÐ6:›N„«˜C{6WtM4
+}QÎÚL
+ºœO¬[gJȝ—(çùÁ}K¦ãä?#Ó:)9¥á5­4`´f£&‹ûÊI†>9g®Å|ÁßYŽ+¤F˯Ôb¬OgãªDŽ
+ŒÝçlµ‚휰ÅæK»ú6]·â
+§ÿUwÿKߛ¢i
+>èçôÛªÕ[M¦C±êwóˆ~ÊÿúMu×Èq÷ KÉì¿Fõ~Ÿ¡ãèhÌÅÛËðpU[“_+Ê"`ŸÒ:ºZxn¦œË5ƃr}©R#åû`b)QëWjl`È%5իԄJåÍEÖ¯T®·5ä1ÄþZÍîâ¼5B•k󬢙ÎàÓÐÓ~VÂûA~¢‚­¥b äCûµ@<³ý¥ÁØm™6–Æزû<ôeïŸÝZjx{*ùØ?¸ývñ|Y€#økxçS¿ì~(ùzskìendstream
+endobj
+193 0 obj
+<</Type/Page/Annots[194 0 R 195 0 R 196 0 R]/Contents[792 0 R 198 0 R 793 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 197 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+194 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 79.74 88.34 89.76 98.72]/P 193 0 R>>
+endobj
+195 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 388.32 435.14 434.82 445.34]/P 193 0 R>>
+endobj
+196 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 290.12 434.04 300.32]/P 193 0 R>>
+endobj
+197 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+198 0 obj
+<</Filter/FlateDecode/Length 3911>>
+stream
+hÞ¬Z]“ܶ±}Ÿ_G2å¥ A=ÊRRNű“]W*eÝîµ;W³ÃÉpVÊúgäçœnÃY­lçÞ¼hÙh|4ºO40²ænõõ®­¹WuYޛ؍3ε±UÑFsìWïWÿXY³5S[VE£}®æNûÙ¯J½eCÝÖ 3WI¢Ú¯¿ƒY¦4E0EôM̸ÞÓGþa,t%þ­1yå[Ó¶ µ•Y?Hûê*Béðµ[]>Tæª-¼}Q.åR:½_ýåbÒ¦(«æÛ"Ôñ<ë•õEpVçÅwl[|_Ùº(ëÖ\¥mDª*
+¥8€ cü½Sϋd£Dµ‰²?`+
+
+jÎäAk oEªK ¹µAûº¾ Þ 3¸9´”d1†ÈQr•d>ÈÌ —+BËQj*•‘˜¦Ò—&`K•ÓèDj™²ØCS© ¥—[Æ&hz´ASJ’§võ^£ËØL
+É৬1ݙdCåóÓ7ñýwø8m÷wã¥y,uPÎCۙbÚä¦ÅqëœÅfvÜèH„Žq¨hÎ7qmp˜cª%Û¸ E¿ßö;ÄÉá”Äø›¼Fݛ=!b(lÀíÜC¼k“·ƒ®Cæa]7¥$I—o÷d§˜õïé25X¨òÖROãpÒȸ}N˜=æ6{ø!÷¨"³ ÀòÀÀP `0£Ïö:¥%â–bI›i®Ùg.ÎyÆEP^ÊË'†ªr=+pDp9Æ8Q,ò0
+Úëå€ûi7^wsۃì»=ÉýJ?ÝkApïÒ§•Â6‰c¿Óš¢×š‚c'0 sa~;°Û=å-nY“+N÷[:2¦Ó„Ûьý)õÌ؛ßi6&³“Սs§Iî‡ó9¾7ããá ç‹&e•Ñ@`¸„ú tÉNyhʊëÂƒy<õ)҈ 8^[62&¯|öq«p]÷l2r¼rb¬ƒÔk‰*Úr¼ƒT6TM;J%›˜€QØ­|ÜcÌÀóï°G
+{ÕLòú^åaì“ÆܧùˆÜ
+6—UµÔ]¤Ÿ#B¢Šò•ù3òây•|hÎ÷͹ÒBUœŠñ‡¾K•ŒÔ?L³Ô@ÌÑ~˜Š­ŽgKŒíéi*
+·§ô 4Þlj,¶†¹Ô–Þ$U'k’—UFY[ó2)nù̆÷ÇTt=ä^øBr;íñ9ç<‡çËþA  :X´B¼ÙŽ¨8ù`Ÿíú1¥i>ŏã4cܱ_
+ÛÙ®rƔO˜²¯Ì÷ž¶Äü,z–tU~‘c¼½æè8A:±‚&±éŒÄ‹?(hVUIóÄ£ÐlÇENÆ,}˜í{/Ëé&Õ««ÕŽÿÊ}CŸ¦Ê:,H|ŠŽìáW¨£»8š“s; ÊHøÜ^0ÀC·Iî×d68ôÞîÿ뱚“Œåb¨{eÞ~ì÷/\Ë˒JÍARÇã(gr$(ÚÄÐȑʸ<1‚ŠòÌ 2
+v:¦©NtŠ5¢{/e×-Ö¡^o>i ¡"„ÍjË¿òºJñ
+O#ªÄ奦|暫´»Ëóå2æ™e®Ý:=NÚé1Sjúò‹ÅxJ×~ª¨¥z¾d*å#Ÿ¥¤¨SRÈQÐHNHÕ,TÕmR9O$WYŸøÉgË*;M:ûC¼A_¤{ã)]P§RÀª0•‹I gJlç‚q.ÏËW—˜]Ÿr)‰"á"ã¥Z¾rURåAÜIãÀ³‡Ñ÷ò¢te£c›\jLé$ùó“‰.Ðë0]æÏ
+¶ùùß½êq-Œ·˜"Iª:æQ !Ý@–O¢ ÇòC­ØË÷<Áʳ¡6à.’6'ÿ„Ù‚Íç jïÇx¾÷5‹’ûûÇq:È¿—é†ý æ"ߦĔ«|´ÆžmÉÃç:gÊþøÍ7o¯¯sÛ¢>øʼ=óÿf<~Ú¢4~‡À÷Ócª×µÎÿO€?3òHæ¢é§LgZçúÀv%›íÇâùCùÝJþ»Âù8¿OfïòBžíßÞ¬øZÛ8ã++?gøhª’¯Âò[ ­[¶PYM?bT%
+§zgåÅwÖ_*ëŠ|qpíø+âbe>c,W˚
+‡—_3B¼ø!hêÀks˜:Øg¶‡Örxšç¿#M<í›õbÅ ¾t¿¨÷¡æÖËöÂ>Ï_vâ/l@=4ë/~*úå7öŠ×£ÿã{ó¿±ÿ€ç .²‹ÿW¢®þ‹Oì¸2™
+ùÕöØEä+©!õ‰ï %9ÊÃP¿ÑgÆ~\SY¿xnà\¢Öx>Žÿ“W÷óy3òT[}ø™å€<
+Bb  ¥ë¶å{¸õúâ!¯ÁÚzLW‘óEqìµ&ˆYš§ÛM4žnÏmö¸×ы‹¯Í~Ï'ØoäßÈÔzöeè™|ŗV|iäÛN¬Ê›Kò
+凳ß@î,J7C|6¦H¿•,¸†¬fÖï±ò%¤_ e‡Ó:
+§˜ºäoNKÞ¡ÒÍ| ˜×‰—\Éÿ)³Ð_(kTßá˃)ŸWæF—‹«eUÕ\pÚg¤WÁó/‘rÒ¢œùåáɾ:ü[€ ŒBʗendstream
+endobj
+199 0 obj
+<</Type/Page/Annots[200 0 R 201 0 R]/Contents[794 0 R 203 0 R 795 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 202 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+200 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 199 0 R>>
+endobj
+201 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172403)/Rect[ 387.6 603.14 434.04 613.34]/P 199 0 R>>
+endobj
+202 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+203 0 obj
+<</Filter/FlateDecode/Length 1953>>
+stream
+ԗÚØ,È{‚\ÕzA+±õU„©f¢ìÕB™7Yt“ö™Ò@ÕÔ7&š*²±† ªY[b«(#Û¾zWúÊe¬íêQÎG`YäɵtژK"t¹tõ\-ŠHXœ#,¾t©×9nêÅÇÐÄ(w”*ª´—Ù•ä-¼‰"E䁫€Ü <Ïazp¸D×ÂlÆjj{-µ£¶Ñwu¦,Y‚(I«V`ðN`‘0"Zªƒ‘ÀE;¸¶̒bÁ»*„-ô©è Y@D`(`t¾oÏ!q!ÑGDYhEX‚›µ›¼–®ÍVm$§p  ³}ÂSfd3<
+ˆœ ¤çŽŠ2š€ù ŽMۖ&΂\“|›©—³‚±"÷t06XSƒRg‘/?Ë·Bӄ|ƒ<p»ÐfgðÃv‚ÿiPéCw֗Q—\þ
+UV†1%”¹!',¦;ª =3‰=ÒP2’\®UA-Rá\$Vð¬#"-Ì7¡C°‚"›¥ ŽÔt]FžÀ}R®¡en‡±\ŽÈy™(&»|u–¤™#ʾ¡,ˆ-+ºt !±x
+e‹TÙ¾ˆ!ûæ‚ ±e=áBk•šZ{I#Ŕ›jâSÆeŽ쨥ÅÅz•, °•Šm“ÿ(˜Ä›‹oÑ[KmÚ &B™U2À
+Îà7ôÑM¯ÒWŒÉgN-M-ÙÜíÑAm³Çâ뀙LÀ†Ð>õƒ³Œ`á=ŠhÑðx²îö“=i Y¤>If5
+<|ðØOÊÙÔpgnü¼™¶Èµ+7)ÂK œL%˜P <SX˜®£>‡õž¿â°y8Îgòt¼©@MËqÔZ?Ä֝oï9ˆÊððµ}Ÿ7ã‹j$ÇÿAɕój¤féÛ݈«‰ÝäR`ðcà´û0:ów#<|/E¹hÉÀ.Å/aöª¥€“©Ï͍M7ñR ³Üˆ $—ÁyÓ¾T‡·ã’¬:26+èÃV`R¦®yÝ5}¡çMÙ0Z³kûIÚ|ßõ¯ç#oÛ!ûQÇÙ9*½Üyx:é<ô ¥»“ Ëì6†@ÑÙČZ˜S œæúX»cÇ&éXaÿ~Ñ\3 9V‚ÂdN ´¹UòÝW˜:>Èçs:މO×GèÕb ¿÷QÐr18ü
+aØá·7o.¯®Fþp"óλÜïw{µÃôÛÇÈV‡‘ìE¨LØ4σЎ|úÌ6ÿ;£;uáÉ Û›ð4D2q†œ¦Ö;t¥~yÇ|^ðyü4¨ŸR‰IËm‡Çñ¤ç“ ™Oüë×Þ6V®Pèç‡Bâ)êÄWÈIz.Š¼&þj#º•Y~:“!žÛ|JXÂ5€êáí³Wά€Î)³ÜÎÖg!ÿ€‡ÿ³»9w’‹"ÿ¯ Ÿ’îendstream
+endobj
+204 0 obj
+<</Type/Page/Annots[205 0 R]/Contents[796 0 R 207 0 R 797 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 206 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+205 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 79.74 88.34 89.76 98.72]/P 204 0 R>>
+endobj
+206 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+207 0 obj
+<</Filter/FlateDecode/Length 2546>>
+stream
+î‹W›¤æeTŸT_B6ImæKBp„ð›²àüPîCUµöÖz5”õǑï“qøzû¼×>ØB2ôæ˜6"t7úåDi€oûËAë؆>9Ûôâ»ÔŠï±½‰U{c³PޓÈUÍG$c%m¡‘Tª™TöBÕBž7YdSï3¹¢iؘ¨T‘~¥hî-iÛ;νó ¤wEH_¹Ü'kñ(ç÷%fá'ÔØõÆdI$].ƒx®–É%áçH_\ß;8¹‰G:†Æ†é ò@¥ŠøÃïe%yËo¢ðc~à*Hwfz¤è]3³)«©íµ”Ž½~7ȕ1CÅiÕ
+‚¦Ôñç uçܳNÞ;ÁúPv'$è’CàŸ:T±þ²8ïÜ'§¾H{_$êƒ:GW¼¼›\M»é¿~lµ/ùÿ´ú´È­ó’W £VÙíó®0Bjª§]¡Ñ(ì>êORÉëñÃB¹Š
+¿/;Ä ê 1_ßÙÞ¯–§)Ä+©pš³HÎJû`‡NöóÛÉͯ“ë뎳Š~ß!Sõõ¯Ôœôûׯo&Sx6¦Ä6`þ„ûuÜ>~mDVWvE¶¯èV½c6Ÿ/6µhâ,Kˆ®W©Vww›Å¶ðFfW^¨À‹+¦zŒòê=q:ô4àÄ¥–ôµ:†džCºZ©®`Ž!¨õzµî¢ÅîãÓÊÁ;n×æqÃûñŠ†T}ñò-?Â-6L;4zK((LýþÃä
+ò'ÌÉ ‡0ÉÏñÃx‰lЗ³Oz×BmW¯º$­Bˆ/‹¥ºã­#R̀éOGAÅðåÓsؾÁ¦[”o°ó΃„=¼ûÀ=ê›øòÌ ˜e|»ËÎ:ɄÿьíâñËJ´cz?=³k¼;ô(äh¹¾ð”àxdéˋË×ï¯;\úV¿C#TµYBÄH«½ûÃÎýA›8àÎúå¬-ݪ.GÞSú®sLôi¯РñË|ޞIÄ8>ÕyŒÄúâò²ABöŠ›› êõY}õfr_:‡Ïû Eu{ۖ֋ö‹
+¹†¥Ùò³ø3é3euˆ!߬¦~ƒù<W8fðõÅ»ÉtrÝ
+‰C›=F¿o&W“ë©¥‚Zb¯¿D-¨Ð ò€­ì°m–ñ±»6Ñ&¥G1}^,MC‚•¾ö J©ÌàîEp9]”Tä†~7ñ’ÃË#$¼K9j)‹½x3ʸårń-L¿Ä,¦Þ0Œ“ý Wä^@Íc þë$–½ú8a8>Ap ðád`Ý Àm ›F¨Sn[þþöˆÑÀø°#œò³ùñù‘­ù‡'øôãlý/'>å¡ÄoN°§ü„3ßÇ#ŽgœF¿qÜш#ãòìs®Êˆã0âx>Rì~Äa³Œ0´u‘ _;WS ±9Š ÓZÑ·§j@05ž<ùhàyëŸIŒšÜâFª†ãñëûÅú[0x¿d}Ãúþßl4,‹'.‡£Â MÆ"k¼¡ŽËEÓµ™£i'}n.22ÙÖq{±¹×
+¼jiÖ\2ÒNÅTž:àøúøiÁ¡ÍTdª¾œµ½Ûá·AÞ´Èàw¿TŸ:ÇϧÖ~·˜UEà¤ÛâÝ>¤¤R²pˆ7¼*Ø.Ñáf[ž™¤ÙふŚ<E¸ˆ•íð‹3-Š¯¼»#$3ze•qý´;Ⲻ#_o»Ö]azcvûÎçp03zÏ?a¢VCøþfoqK|ŸQ-©`±Ù#PçØ‚çYg:ïiª"ðmSõ>·†ôÝíèÉþÀÖ°øgüG€ ëendstream
+endobj
+208 0 obj
+<</Type/Page/Annots[209 0 R]/Contents[798 0 R 211 0 R 799 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 210 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+209 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 208 0 R>>
+endobj
+210 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+211 0 obj
+<</Filter/FlateDecode/Length 2760>>
+stream
+îÓïö©Y훾éRÓå0ô©Ù¯® ÀÀ¯¯Çß:›JSJg­oVWòújæ»Ô;<mgó.$ßÌKl&º~J÷²èröãTfîr,o»óIè܆.9«bñœKÁóÜÆ®Çòy×ÛA(ïI¥YÍHÆBÚú"ÌTRƒªdò|?ÈÚÔùÜÀ¥©nL*ËÆ‚,:KÚvNÃÚ>“ô.é_wÉÚº<ÊùPl~êC3w]ßW2'’nÈuùP,_$8‘dvŽdö¹’àúÎÁƺ<;Ò1(ªƒ*•
+¼³çJò–/| ³ð߂ä.ØyTÓ#Æ@çèTMV’îµ\;}]Þ#RætA£+dðNÈ!D’Úr9"tî m ¦Kñ»" ›‰)wA¬¡ £óuû_$b’Ô a*
+37®V~Éu5Xº^l
+(ôÂx°#¶ qJË#ØzŠ1A’È€Êb$ í:êj›•=傜ä«Ú4½œz+|O$£’%))>pöò#+aš`oÜκ±#ñÍt‚€{ *yè&y»<ä‡hP ž¡ ܬ”“Ä -¢3Kô´$Lô ‚R/Æ`2‚S/e³xxÈ¢+â,KDDJ
+¨oÁ
+A€Ñd|Ír€%«žQ¤±˜
+[ñØVhÆ?&úY˜½Wí­”%­v I©U ¤€e< ¾±I¡ë
+¬õ *—ÕɶÞ^´óÐ3\Í»–¥ÎlþMˆ´5Ö‰¹¿¶µ¢€- {ó l´µ°³5gëýJy»Ííass}7‚z¶L¨¡žI?M‚fB.â„×-”]^Afʖ"‘èèÈzÓFÚR3e£is-Äa]m~2«_*ºÝ“ŸZì ú±5¹n.›Ã/uS³_¯°'‘öÒ²dW€V¢H«_ƒ Å]
+Óßߖ;ŽHiNøèÙÅÅn½‡Ñ€âÞ¬
+pÇ]é̇ý¿3ço‘ú!&´µjñh=£¼Í}$­›åÅEe¬õâ wñDAÆdÍê\͙ ’1öùÙVìåÌr¿¾x&Âbå)VDŽ=båÆ3-‚•õ€Í¬9"v!«
+=vÝɲg-ú^×¾{OSË´|XÏtt—Î?é´}ô•qô“6kWÒ¬ý\Ûu™gwTY;í}³¹®Ó
+Y.5¥/º;W͉‡©W̓›}B^<̎É<Å
+9AV« ëµ
+zž5­‚£ZŒ<.øúªñÙi•­ÛïUYtR¦òú}cÁD¹'øendstream
+endobj
+212 0 obj
+<</Type/Page/Annots[213 0 R 214 0 R 215 0 R 216 0 R]/Contents[800 0 R 218 0 R 801 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 217 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+213 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 79.74 88.34 89.76 98.72]/P 212 0 R>>
+endobj
+214 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 392.1 581.18 438.54 591.38]/P 212 0 R>>
+endobj
+215 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 398.82 419.12 445.32 429.32]/P 212 0 R>>
+endobj
+216 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 384.6 274.16 431.04 284.36]/P 212 0 R>>
+endobj
+217 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+218 0 obj
+<</Filter/FlateDecode/Length 2819>>
+stream
+hÞ´YÛr7}çWàqf+ã~yt,9ÖVœ8±R©-{k‹–h‰[ɐJ²úû=§1Ceʱä B£@£ûà 12êjòä›×F]m'A‡Î{•K—¬²¶ʸ®dµ™OÞO~™µPƒÑ®KÕfº3úùj9Ñ*{ÎPBgÕ´—¨†öɳmT[¥UU—}ÒQm/–tÁÒ _”Nã7`rç‹*¥3Æ©‹[鿝¸.j‹ÖÍdÚùèÔ´tÞdŠ¾ÓcY‹ÑûÉ“¦N»÷MCÞÏ:5¾‹ÖÔyÑÎ¥ =5¡Ó¡¨i§MÉ9
+©¨‹ ÅP(ÌH)–D)9‘J¦Îé$¶±s‰ZOÓØŒœR–q¥iêeÓY1Nu™¢³YDWØÝEczó ëw9$ÑGíÕÔvZ÷bŽmʽy*†ÑFÑgk)f—{Z×Y¹šgK9øªÆÖ!¥^ŠùGÜóàJt†Nч,zÏ^ˆ 8Ût€älÝf¬Ä:ÖÐ:t&¸Þ\+S¦ HЊÑ;+bòbÀniLBΝ k7"3¥èp¶d3}ʝ—(`Gyî‚uýðä#;"}‘R@
+úiD¼ lðfÒeL;Gϓ)À×gTŽ¢ÍÐå”äÂlÐotG¤¶J6©ß&”e°åq†)€Îè!,÷µ€ cþ½­‘ÉdÉjʲ?`+
+sêñ(±)9<!¦jê½8Ɛ±›€%×}™½Hph¹a#9º™˜GŠd¿)‹R»º{#TTb¤(üAH+sáLáÚú
+:˜‘_ºXãWÍ¢Iý|t°¦ÎÇäw<L‡ s±_8 í
+cAÐ*`RïÁ܈ ¦u*5nÊd{¬=€wðå¼ÙöãÈöǑý|³º}9[¯Ë«CGÖ}Ÿ‡ñ€Ø"Ƈeы•Õ[‚y‡cF=6_©W/Ÿ¾zuöÝ7jÝ{XÖèô¸Ô‰»~ོ$ƒD|ïZ\ÇJ=,©øy“ú
+‹››•ô]ÌjßüRÝV«ÛÕ¦"±€[k´þHâs2ñÇo$pZýŽÌCOæçmÂɺy×<››–sx„wýñ!¸LÖ(æ߃¦ÞÄ¿`ÝuøÀWçv9´}.çâÛö‚w]n kðýÝbµ<¸LñRçë6â~ cßÂ(¤Ïó›K„Ҁ΢ XùœÖ@\öì8A šyÕbõÅz·&«ryð¥M—Ov°#¤Ï–¬¹r³þµþ½;Ä-ßß
+8Ԋ݄ÂêljùÈO&Uou淀½þ@‰â«?:˜æÒ~]y挖®nEøU¤¯QǏ¡Á³äAo8ñp¸Rðä©øƒ±¡øONçœ?fðøë²gWŸÓ³«ÿ]ù¥Ñî_šõZø
+dŠÇÊ:tKewX1o«Ý³µàڑ)@”n/à
+œEËób“¿«–÷à¬j”OÉ‘ª?BªA[LyÞ–í÷ëʤ)ɛԠÜžÛ™4–?ͤ{ßñðnY×÷ðœNÓó)¨! J{NE÷){sf/i56«E]wIZ£ًuA[ ¯ŒëÙ²ªXÛçÓ<ðiÞùDÆx)uì
+’ÌŽ×ŎŽ¤{Á¡ªOöãÁÕӓªO»ª¾îy¯¯HYhÿuE_þü¢/9#õ÷}&iço/ûl¶ ~‚ÞÑKOÔÙ8œld1åS‘ íõc¥màõ÷èàž»v“ºÆkW¿?Å}Œ\œvG¹«ßª/wŒyFÛ>>ýÿ5¶ endstream
+endobj
+219 0 obj
+<</Type/Page/Annots[220 0 R 221 0 R 222 0 R 223 0 R 224 0 R]/Contents[802 0 R 226 0 R 803 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 225 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+220 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 219 0 R>>
+endobj
+221 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 386.82 611.18 433.32 621.38]/P 219 0 R>>
+endobj
+222 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 383.82 449.12 430.32 459.32]/P 219 0 R>>
+endobj
+223 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 476.1 171.14 524.94 181.34]/P 219 0 R>>
+endobj
+224 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 344.46 160.16 368.4 171.14]/P 219 0 R>>
+endobj
+225 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+226 0 obj
+<</Filter/FlateDecode/Length 3565>>
+stream
+>ŠH©@ò¢ŒÎô½“¾¹77°­j‰)\áŽÆî}s‚SF`«9$b‚"=oá¨tÆ!`| ûÔ[ǤnD2Nf²yÙ½Ìåj-zK(ú$¶!‰²F#^¶×/¦ ñx°ÀŨŠ0ÛG<: rÍà\ú*6ñK2¤–;Ã5@
+Øæ$98Å”áÉFW€ž‘Dˆ>ÓP¨% ±àLÚ‘t”n¢¬8‹‚OKü&ppZ$ÏñŽúšqö ¹DCã&MÆí2”ŒÀfò€Î˜03”›¤F$YéK°$n•ÙhDjy|±†Æ&j'+ÖÜO¸ŽJÒñ’ƒäC“º:'Ž1dl&`DÓ:½Xo%
+Ü=Ôc|„íÁðXƒÓz7z¯–àèœe<ÆDÕÖw
+‡ çeé²Î“ÐÖÅ
++²ÅL½<Qlh
+í\I`m­Î»ÒÅÊ 1hœÏÂèMŠånc´IcúMAáÃ~v€~G
+ƒŒŽÅ¥ iÄV¶îJ\ŸÅM9®Lnã“Wò=y-C'o.Õb%-³©üÜ¥¾WjµÜú‚­+ùüTZL{ž†/?Šfž_u¥%Òÿ­æËÞ¡N]‹n.Ãà´Ù9½TóÛdæ:OŔ£¨$.’7
+ÆB+ùÀBKmp-Ò#m‹ûäË,÷ë^‰ŒÈ/¢Pl¼ ÷‹@Th›"XS\e§æ[u¿íÒH,4ïúG7ãíÙÏçOO&*ÇãJMΟ^L©øЛéÞâ"˜'{KÜ«}$R¬: Ðí*9×Gdß+Z,D0"xä{,‹{_žVÂ¥K&NNMeÀ¬dR|L?iÞ¿­Œ`ïÔ(ãgrQ™Üo
+\ð­l®ã5ÒäíÉ{*`Nš"͑£qøA©ÑWF}°³©f+äpD]Ê5º%ûn /—„~YOðªÙt©ÞwÇsè|>œlÛÝ©‘¶¿•nø>bZyRƒÓ¸PËôzχ¶Oóeq­PüóÔL¥ç}jí¶“¹É˜ý xýôy©g“󧥛Xœ™1ß^ž¾ùýíÙ«SæöMñôWHmn~+Ÿ]Ï£Ò`oÑ%‹F,²‘È»˜ÐžÝÛ»ü!ùewˆs%3A̜¼cüsrvÌÝäç*þ±TÛÃ{øh¼ß§ñiÈä§!Þt9rùQ, ò4–^QómäÙámڐu)ÏâXÉÏC9þ<Ðr+ÿÄ%§§8ÏÖÄ<³öòê•gƜi؝`µSóêò<¡8O5yð?yü©´CǪŽýÝ=®òõÁ'CЍ“ìnlY»Ÿƒ"ë"žPÕ¸¤‚ÞǶî‹Z“·ìbŸ´LHJú.é„$$’³|J)EÎMJ94ßNPäÿ³!L6¥¼Ñ­Òo26î‡Â5ý©‰çz›n©BxÏ<Ne´¿J6¢ý WI •fw׳ÑçJËÄ •Ù;X'~~¹CÊhúé%W8ð ¹gµÿzÒaÚæ+)‰zÒò¡¬R(Iy²¾Öúƒ™utéÎ-vÜñÿ0NƒÅendstream
+endobj
+227 0 obj
+<</Type/Page/Annots[228 0 R 229 0 R 230 0 R 231 0 R]/Contents[804 0 R 233 0 R 805 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 232 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+228 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 79.74 88.34 89.76 98.72]/P 227 0 R>>
+endobj
+229 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 379.32 611.18 425.82 621.38]/P 227 0 R>>
+endobj
+230 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 435.6 414.14 482.04 424.34]/P 227 0 R>>
+endobj
+231 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 372.6 252.14 419.04 262.34]/P 227 0 R>>
+endobj
+232 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+233 0 obj
+<</Filter/FlateDecode/Length 2931>>
+stream
+>ûΨq•ØÞGOÖAMתW]P]r±j=]RC~W}=þz,n]V9wZ[5½–öë‘íBoðµ;¬çÎéDÑuý¾ÜË ·£Ÿ]o3Ô×]ði·êX».]ÖÅwÊßcí»Þg5îzE²–BÌj:¢è3e) )E+RNì³}”±¡³‘½ŽCC¸¤$3ìÊ¡±Ó”ugdpìŒM­I"ÚÌæ.h]‡{Ù¿K>J蝛®ï«˜ES³fC0Aú“1“MUD¯íŒ\†'Cٻҍ£CŠU
+Ödl¢N©sbœˆ&O7¶N.°!PG)E $/É™atéÏÉìVˀZ*áAÇQº9 *-°õÜ
+ðà€‹Q—°ì œŒ'¯;1*¡höBÓw)¦9ÓÔÍ ®-’‰êÏe™lÎ
+½€ £ÿ)–I'ñjLr>`+
+<Wr 5€Ó"ù^\®u(cM„m€wÂf™’lFJÆJäÁŒ\`pZ†R´EŠ"1Le,UÀ‘è0v
+L“)3dq†h‹
+½“kú*”ðÈ¡„”±uN£ÉØL
+ÀŒœÊ9½¬žÅ
+ZX‹"óp‘œ7&éìm9½**1P~‚ ¤•¸q¦1PÆeê
+šŸ=~qöݹzv±¼\̾V?~óïÉ9šÕívÜ/­˜vëÕ^’z6ND¦âȧ‚ÇÜlÖÅc
+nޕ¶™ºXlè¿ÔÌàYݬڱ ‹6ËÒO[ÈærêzXk3¯#®dšZonŠ¼juS]–î7Œ>Üûjþgs¹aÂÞ ç×Ъ¹Øß
+Ûf
+[s3¿YʒCí¡#Êœ5Àé¸ú´›ÏHÆÁ.§ö¨’›·ð¬v†¨EHëâ¯éj~»öa­Uî©,c
+HP‰
+¬½«wô1ÿ–ª ûõTD7|niJY sZ\̚oZFÊo߶ÆI@õV
+Ò`;ÆÝŠ¼jYâþüäÉù«W-.­®ùZ¯V7«âŽœmõ~¾&k­g³!¨]Ùv÷hÅ;/Ÿ«°‚uûÖÚҕ­!]Ÿ–4G8ë† uDzWf† ¶ä]JÝ_ڎ”ŒR›<j½¼Æð9—BZ£b`PJìÀ—ŒÒoz-´í?èt¼HÞÓÉDz¸ÛT®{ûV¢çK ë£ÿ‚2ð˜?ôëc­Qé[¤\CŠêîp®q,å¬;5àþ_%e—?›”]ÿ ¤<”‹Gî¹.ì.v€fKÉ¢ÁzºjIsó[ˆ¨ØïR±îpÀä
+ˆË½v§x—2ä«:ã²08KìòõÔ²žu"X—°’ Ì£’d£EÍ×õ ü¼®›°«5‹"ygØRŽkQþ~[½Mãè¸-ªý–NzÌ L³-üÇ& +Â@lçuYüÀN´ÂgêÞÕª|ÀÒ[@ROÍe[EkQ6OKÞÃFç²#Ì7ǼÏ×.yïþ,âÏfö‡ümü@û|1 ÁÞÁ½ðþw¼ŸÀûÂø Ÿ÷y¿¥ëxFÂ~8À Ö¹hKÜõD% `ŸÐ`ùUӛ{ù[ Ÿ"}ÇJ½p3Úð';í@ú +?p¾“W£¡w¯Ëöý°ê‰‰eZz·'yÛªS®¤oùú»ÿ¬3ˆ‘/æuÀ1ë»PX??
+•’û‰Š^âÁ±6üçVÃË.L¨-ßUç­iècÜI1D‡”ùz~ü@¥ì¶*ö¥&Ž 3pc?0£é?‹AXÑ6¯.vvŸ¦Ö•©Ïq#ÁE©°bú¬øPMl\èñNMÌ>{¢$ÖYÊÅm÷AElcîé«ì¸Û’ìx§"¶r•ú9šœø˜{ÈYúãäg‚`}ÑýDÿÿèöè•endstream
+endobj
+234 0 obj
+<</Type/Page/Annots[235 0 R 236 0 R 237 0 R 238 0 R]/Contents[806 0 R 240 0 R 807 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 239 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+235 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 234 0 R>>
+endobj
+236 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 402.6 611.18 449.04 621.38]/P 234 0 R>>
+endobj
+237 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 390.6 408.14 437.04 418.34]/P 234 0 R>>
+endobj
+238 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 381.6 234.14 428.04 244.34]/P 234 0 R>>
+endobj
+239 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+240 0 obj
+<</Filter/FlateDecode/Length 3293>>
+stream
+Âë8ëÈêËBÏí@EY˜œÖÐhÒº1ÂmÛHҚ(¤Mn¼Ö ½“óq± ó¾ujlš¶-dô$Mˆ =$Í #’ŒÆŒ6³¶1Ðqf†tçò4®*Ê'Xj½(Þjض“ù.ʼã(H®‚žûkZøèؙ|ͼYòy­&w×èÎöž2¦ :QZÒB:k„®#Ùá¶d‡G‚ŽhK¡iRX“Äa#eŠ-àFðP±eypžž2
+˜šVt
+Qh¸qнlNü”š‡³µ<
+*Ñ2¼(3gÊHà€–­#¬pzj*ºçF¾eÐ éÎd+¥£X8D¹+ü,ŠGtÜÉ ßÄœªc°DÜÃg^ 'ø>].ÃÐ8äÃh.CÊXA “Q„ëŒéf†T°™
+B1d —"àJ4'Åe£*1|q‡`³­“kÚ"äPI>‡—RçCfuN£Ê8L8ÀŠó=;Ù=‰À¼°‹- ¦ÿÃ`rße²µùöZ`)£HOR°
+3Uöõ?'¹P
+ÏÀô™!˜yr—¼ZÔ]µœcQªvj bQuuYÃKªmª¦Û{Ùë|Âì
+øApÐÉ G8Eê“p2Ï;ßÂïÎc}Äރå±–çéÃêã´(GådÍ(ÓaMT© º³Zx9(¹\ž.÷<«áÚºÚàF¶š©7gŠ¡ÒÎÕtì*µêûymàÕ¯Ê@ÑkÄgeìK“uy0Œ6aLoԝïÒ£²E€¨zòo,õyivy±¥kEÎê՛¯Ï/þõÕ|ÿf5½™sy¾œ¯æë}^ÙJà.K吪ìlŸòm,@4wÁqFŽû©œWûêёêç
+|ÖÀ¥;þÜßÑÀV›Ž vÇØÙͶü²Õânß#]p~ÏajÏÀáºMo֌¶Xݽ˿ûÓÐà+jpÛ²ì ô•"Øë\гfÍ_ÉzËó5lB8£+CPä2ö¶î4&7âÀàX£0)]Á^3TáWpˆ(X¦o§”µBq\kW,› ‘mèÐ
+3'
+o”Žþ`ú’Ô•[燵ϙ¶\\ï ¨ë§§5³æ‚ô| e#×¼ÉEêúJžßØkKú•–º·ã‘šfBžŽðS8g‹é•éo¸¼BîŸgæ¬ÖÿÜl†ÔúéɬóŒÀÿ[2C’<þU©ÌµNqÿÑ1ø‡“¶ÏF@ž’/L›ß ûÙáT×1=³°d±ã™L1Ãc‹L1$šãËqÏ4ÿWöLsá4éÓyËÐ=ÉP¶7šYøùD—¯÷„|Ís¶5Ãvþ“òœû#y®¼Gœf94XÖÛÔc)žmGî:ƹí¸cžè7øde"¼sø|ÿ á $i\ˆHv¦C²s¹÷ð¥÷p­Ü_2\<d8÷ Ã9ù7Ñê?àn{p&8ö6õéÍ"½YInLmғ„V˜rnӖɯ_:½tNl¶`^ŸgÐ)à͇Ê!S›ãü„‘»pYðŒ÷(ž%SSÛ%Éné¡â3¤v϶L¥Y9yéJª™¾i´KóÜÒx±Ãÿ{, ˜q— 8ÁÕàÕº ¯i?€½^×þm„³ialÛcï£6‚sö©. ãüqúdÎy‚ïsKúO}²‡0)ž€ß#t4±åÿsŸ _ã݇ÁÕ¸pºÿé¬ÈþÄáÿ`<—×Ãendstream
+endobj
+241 0 obj
+<</Type/Page/Annots[242 0 R 243 0 R 244 0 R]/Contents[808 0 R 246 0 R 809 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 245 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+242 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 79.74 88.34 89.76 98.72]/P 241 0 R>>
+endobj
+243 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 431.1 565.16 477.54 575.36]/P 241 0 R>>
+endobj
+244 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1173796)/Rect[ 373.32 403.16 419.82 413.36]/P 241 0 R>>
+endobj
+245 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R/F6 259 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+246 0 obj
+<</Filter/FlateDecode/Length 2534>>
+stream
+hÞ¤X]w7}Ÿ_¡GuÓ´>[zxX¼Ç ‚‡ÃìÙcìƞÍxìÌ8þ}î-©çl²I^ì.•¤*U]Ý*Q—“Çÿ:5êr3 ]h½W)·½UÖ¶A×æ¤ÖÃäãä׉Q5Î1kû2gºôöµšt*yÁCkÕ´JTCûøé&ªóêTU›|ßEµ9_ÑK~Uº6w>«œ[cœ:¿–ñë‰kcgñµœL[šæ֛DѷݾÜɤ“Ÿ6íÛÎe¸oÚÒnשñm´¦ì‹ï”3¾§&´]ÈjÚv¦É9
+ðN˜!Ì1ScL‘¥dÜ|$7\¦„–¥Ô»"õ"ñšÊ\º€#1aT
+L“)óÊâ½+.t^Nl˜C¸P®GŽåJÉå ±/S½Ç2“°"§rÎ »g‰.-l$GK‘‰y¤HÎÛ'Qv®œÞ†ƒ)
+?AÒJ4ÜӘ‹Pæeú
+:˜‘_ÚXâW¦EÓ×ýè`LُÉo=x˜/Aëb5Üí
+SÍÔá&黆`Fº‘}T^½æ«‘"o—gòÿ¼AƒuÜAUÝRÍND¤›sµX©»+‘u¹øDèX¬–™+›‹k|'ˆ•±3º#~\•ùÃnþ¥|.43zÜtc2| „fý{+a‘–S0ÅcAÀúÑnw/x­·TÁ€ë€¥ö?kŒÀipì‹öpZ ê¿QwD_œ]‡øìÐCüU|¶5ìþþŸ´&à21¼ç«ÓùkEퟢ«ß¢+–ž ¸ ï6Ì<¿µ€­ú¹:“’M¡~8I 8´4ÿ$I÷F&Æ~ÿæz;ºLÙzÞ$”]}ÖtúCrHzÙp`P> DmµQSÊVßº:Éh3ÖßÐÏWPBQóqW-Ü6 ¶öb6çë/½¸ ˜õÝâf%[œ> ­b`´´ږ=ŸÃò\nsĝ™78Ñ_X¾‚¾m(ðrzç9p„:ôP´°¾¸Ýڔ&ÉÕV
+žyVƒÐ¡G£ƒ#3l ¹‹¡ðÓï 5ÕÐò竲ÉâüŠWD¾U‰]ÂÞ܀̈́ÙM ~²ÙpQüœÿ°Wω™ÊìJ•>F"ù˜Â`qîgÄÒõ¶|R¸¥§™‚g,¾á¹ÃÜj^¦ÇÅ׏²½š¿nÀzY¿™µh
+Û‚†ÉACÂ+«ß<}:;=mð¢JúQu{½¾Y«€yýy±!g#­‰˜7t™Ïû»ßVø4ã¯* @‘Ú²L©=õD÷µ„Vä¿:¿¹6_Sÿ%øÎÄm-B'ö¾iYÐ’_QBDÀØßÉ/+x¨JgBæ•nÛý™Îr°LÈò|ÜM8Ð
+ŸV‹†<ðMÁÓe9nßßÐI­w¶K¤*Ô;‹Ëô \Qïl-+>d$÷–€zÑ~]î:–¹éaÑú+å®Å|¬u»böŠ]Þ;6Ø`ãŒ<F¨Õ_¨w} U¼jIäfQ ð• k6åAáI¡cóUuêªü‡òÁâÇ¢OùÛ©œ´>%¬Ã¸ošM"¬!|R5ðpÖ´ íƒø5«òwŽ¿Kª=Ž[R5f¬}fKª]©Äq¬Ä9‘#O¥[Úqª§:fÝçÔÍÿÁ¤ØÁ»‘IßUb>oxÚ"Çè‰'>äß8/èÊ¡ø! Qµ£@p ¸ (òÚÓï+­Kü©þ~eáÎѦÐʞÙâ‘ÇÈ!9™C½Ïòº¿Ÿ9¯„ñ õyþ&þÝ«ß÷LøC€ ùbFyendstream
+endobj
+247 0 obj
+<</Type/Page/Annots[248 0 R 249 0 R 250 0 R 251 0 R 252 0 R]/Contents[810 0 R 254 0 R 811 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 253 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+248 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M5.9.LastPageNum)/Rect[ 517.92 88.34 527.94 98.72]/P 247 0 R>>
+endobj
+249 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(M1.9.24315.CovHead1.Introduction)/Rect[ 252.66 645.14 299.58 655.34]/P 247 0 R>>
+endobj
+250 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1172223)/Rect[ 298.74 621.14 338.7 631.34]/P 247 0 R>>
+endobj
+251 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1176483)/Rect[ 252.66 608.18 357.06 618.38]/P 247 0 R>>
+endobj
+252 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G4.1176482)/Rect[ 291.6 597.14 360.54 607.34]/P 247 0 R>>
+endobj
+253 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R/F3 648 0 R/F4 650 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+254 0 obj
+<</Filter/FlateDecode/Length 1845>>
+stream
+¦t—åÅç_R‡ U5:¤–ŒWˁh†õÍw§¬6'e•ÉÊÔXlV§Í xð›r°Yü­Ñ¸ÜTkƹ 62ü¸&[¯ýbibjÙLt•0{­8Ý/~º^³šš‚w&§ú²èÒE“½ëË⻶†ï¥KÆÂ}i¬+‚B (Mm„©»ÐĘ[!*AP«´[Ä7›PhtÍcbær@U&¶ŵGìŒg°*aðU`h6Ù¹ážd$VĞmTKo¬°fB_êp/Íq £ˆ„Õ{ÂꀰãÁqw¯ž8ÅnFê@e ÜP}Ð^çPrp6‰=U±GŽrxžÓÐpM¾§Ùk¹ÏuôNÆ¥0Ü-”²d ’ÖœÀ¼ÀaB¶t‡"«ñm/˜%Å@ðM[S5QX@FP(`òaL/1s 3FDEd”ÄX£Ÿ½»½ÕáÍ6c S„Š@ÆÅͱEÑ)™‡Ø,·¢&yC âŒC@~€S÷vµ›‹ e§0Ò&õ²W´Nì!¦[îPjàø
+³}/2ÍàâA‚û ©Xv_=NXà‹*çÐ_Ëdj©¿‡+À2Êܑ—ƒ,Kyžl¸Bôd}âBÙ
+gÑIpXd¿:S‚~,›Ú´üaÂ^^?OØèÀª^"—¤}ÖVÔ.íðå ·Û‰=UvçÝzO&!Gfì·ë“DîÁ'ãŽÒÏØEËÈØùåߎôúãRv+Ø­1ýà‘¾IŞÔËc–·!Ÿ±¸ÜC
+¼Bs¾Ê’IêÛÃùéx÷¼9“¹Õ¯/Ü°Íà©LzìeÊE+~hE=ïQÓ» ‰ßï¶w#—1ã 9ÏOœOÑ¥KâûHßO¾Q_(’×OÛÃfŒŸ ¯Õù¨Ö>ô¡ýn³–`©‰G{€£L?oO}ôi,ò(ä¡Û±‚IoïÔýÓq˜Dó© =soù-=m{%½w«·?þ(Kß¾57ø|%&y@²°$¸\¢ÇÈs
+_x÷ҋÖw[êÁëÓ-¿Y@áøCώ&õG•M¼ƒç&鄵ôx±ƒUÖòÿAþn'«Uz:kÍûó”¡K‘ÄïîgNʯkìó¨1îËÎÚvsžøÄ֒—/hF<4xÖiÆ÷MwQ·‡>BUö¯çËtГ™Ô±;œíÏU:Z›ˆt=4zuªwëŽö{ &ð*Ñÿ=«Íû>*-ƒ³Œv=ŒÃD¥Ü?wã ¦³»‹à%ˆ«Z#›ç’¤q9֏X‹³/D}R»Ã™¨YŽ\ôRçä^Üfá6 %¾Qßþýöô%[x¯ä¯W÷>/ ¼!e¹¹q'8mÆ~/»†"Æ0lèÔ݄†øáòu[ÂA(/kÊ+áÕ²}ÓÜ2aà‡~D¿zMÌxñÁÐܼülMø%ÿÏôÛÅ^I¥Øÿ'À.üj/endstream
+endobj
+255 0 obj
+<</Type/Page/Annots[256 0 R]/Contents[812 0 R 258 0 R 813 0 R]/CropBox[ 0 0 595 842]/MediaBox[ 0 0 595.22 842]/Resources 257 0 R/Rotate 0/Parent 627 0 R>>
+endobj
+256 0 obj
+<</Type/Annot/Subtype/Link/F 0/M(D:20091112160311+01'00')/Border[ 0 0 0]/Dest(G5.1169042)/Rect[ 74.76 88.04 84.78 98.24]/P 255 0 R>>
+endobj
+257 0 obj
+<</ColorSpace<</Cs6 641 0 R>>/ExtGState<</GS1 642 0 R/GS2 643 0 R>>/Font<</F1 640 0 R/F2 646 0 R>>/ProcSet[/PDF/Text]>>
+endobj
+258 0 obj
+<</Filter/FlateDecode/Length 5254>>
+stream
+ˆF3 It»íñ Z*!ɒ3aû%ü–'–?j Æçܨ22##"cË%ºû£OŸ'¡»ß¥Aê'‰+J?\ù©c¿,Ü®:º;úûQèœá„AìçŠsR#}ý£[®HBîHËÔÜ ¦ÑO§ûÌÍ÷.p~æü"ɃÌíçk!bþîBè7%âqRº²ôÃ0vóGé<Šý,ˆ¨µ::ñ“,v'¥Ÿ„ƒ‰´á@îŽ~îÍý .IüÐÏÒ¢¡z&~ J—ÚEYRû$Lý -݉„¹@qÌ@^ºùƒiÉpHÊʜ¡<¨,x,rÁÍü8çфQ3L̘A L,I¯Œšû!á rîGqÁ`Æ%wûY=þ~‘æ2ž‰;‰ü XdFy ô¼¹#‹2/¢ˆÁ".ÒhìG¤dE/"†ÓD‡ié倲’ìOz/L”,¹#ROO¸—@žEz¶eÆäfi¤ËTbe¦sCÆNý0¯œ° RQZ
+˜Ä‘€y’2˜Òj|’àH´•ÀlRꈣR\¶`™
+?-ЊXå ŸF1¦çIÆË( C¹¸ A©IdØ:^QC­$W+4<Ø"äÇyh²%⨬yr¶€YÄ>Á K^’ ‚œ"SÅΊácÙ¬zá•¡ŒÇ,ƒ©‚e¦ Ø
+I_±¯ÄM3Ò79-puäDրã),É¿ÞŨ„bÔ
+–›º32­BQ–ɇ3¡’£³öH-¯<5D ìtlÿ$RÍbÕ¼õ‘oâ)SJ(­‰$¡@i &ÃLq£œtCþÎnFjÎJ†„›(b(Š%òɀ¹äƒä.'ìZCy¬P.‡©à²´$6Š›‘@%‡,­!U„ ‘‡lCAãÌ4¤$xÒ,WÔ$ÁXeÜÍ)€f” ®3ê¥h‚–ŠV³Ï“‰d½y!ƒA¬«%i†#0cPò ’´
+3cql<Ér–θÈB&Èé)IT^‰G‚p‹üK¤‰²OQÖ; ‹,$_÷Îzä_¡·éÑáÍÝðÌqGî IÒcïòÊÀ«í}¥÷ì¢î
+ÂlÉ_¿¶ü:\‹ß“ø²±K"àF‘:Ú(­5ÂS6i´èH°8 !k7M 1 ¸˜¶D8gœ#‚’·ÿß)ƒN3 Fù¹QiˆˆüÄ@Ä篢g„ž¶Ü `á=כþ­ñŸ(՝˜‚ØMώ`5Pݬz”ͼjÖ#õö•|ܘ\ˆ:˜-z÷JŸâítèîI†V«W ÿGÔS»Ê‰ñ×DC0c
+ˆÕ«`É¥¹$zŠhô/቏²J¥rìt©‹îtՃ¸¥:¥º¤:¤çDYë ÌUÛxÏÂQ*" x¡³ïT‘¾ñ˶TtqÊýeã!L&š¶õ¬yÎLM×3½Ât~ã äQ½™±/0½CNdDŒ~«c ( ə2jmžäs`Ú덶æò­|á·4:Žeµ‡È/‘ÒïKŠˆ¼E5;}%Rc³@Š“ÈL;(x
+šHÖµ×&ç»ÈÁ n;à<Ä4ÝaÓЙ¨’*"ïŸàª„€_  %S‹\k%²@V#úý>`ރ~TD`ƒòæ¢ìg«š «
+§TÍ%ª¹(‚enžDŠ„]ˆ~%¼N/ô»W h{ T ÜégÊ'±Ü &ªÂDÒ6b~Õ¦¼ÕìLðƒâ~Ç#y’;U\-_åæÚXn0sޖõXûܾêJ4ÌÙ2D€öÒþ“-܁ýèjöbãDmœ˜³%ØHl$ 6’ñ”ú,@³’FP÷¢= æm
+¼+p”·Ð0Ç-Aj‡ïD1%iâ–Æwí57Ðá1Gn°¼.§pñœ}ÓZAî›zŽ‚Ws‚Î{³+ijØnV²ÞX·²˜e§_ô­h9¹ ý¼
+‚{Y*þÝêutäzÆW4K$¢YÉÌUÍ®¡ ké»W<Ûw=KÁ¬Ð?_tæÕ±6ày1</†çՈ!³nȃÅm²O
+ìátZu¸e°„«3Æ挱e¾†92_Ì[ÈÚZ˜ðÜ6Á¼Íe¯º_8‡¸ÀýŽþœ-†³Åp¶Øû<žÖ‡êTb´qb§TÅHEŒTÅHi«GãXyñèù‡àm 5Ösö2°W V5p¸H
+šÒ^7ìq’(H [„õÎ2¥Û¶Ò [<!h-(›¥KËX;äÑ Wû&Ñt²Û[*Fj]9ȼé,ý{+U-Úiý|-4,È­êÄ
+Zڂ‹Åž©É˜YxÖû nj±%bs¹·yôɧˆí
+Fܗ¿c‘`áì~õ^'¶ÛeêÛÙNŽ½¾ð뉡ÐC®ç \v­
+G|É­ãŸ7UpÀàøj"oýљ;§ÑÙp:¼՜ÏÑMú
+]:ôÜÙprŠ‘þ¨õG
+/‡$©d Èo' Ðj=Y‘C
+ 9ÛM¾Is*¡IIþ+mDÒvçýáå-ڄxÕ¿ގ$²–™d|–—‚wÊ
+½‘m̛\ú"
+Ö÷6Ê]&U»J¥&é’]G ¶æ=f[
+®¨ø²r“¢ƒÉY¯
+ÿx¯ÝuGØ®Hr¦öG3⺽JѪ`¾,½Ü¹;@ ãòÎ*¬ïî‘ÝÝËúî~LÊÈ|~"ZuT¦u‹£õ›·ðW½BùÁô{OޟÑuxíÙ3¥¼‡Np)­ó?#»yûmQ”±ha ÇeÇ'Þ+Ý
+FºoÕ3?*—,H`õ걍õk·2iÝaö=L¶7«š/,¦zÏ=¿îÍ_¬îù~1]Ïx6 ­ˆŠšî¾®¶>YÄw#¤Ú«Öé.šËßhӨ达Ø?qêçÝMûu7% üǞ<>|b´ºKý¸ŒÓª~õ”S£=Tní!ƞIí¹µ]ùéŶ퇓Yû}¥[ù©Ÿx›gÖîcHýºú8k‹öÐ)¤­ë§«Ö=`ä ¯Z/Bèzjºm—òÚoé‹ö£_¢bùKtª%ÞX¢ºØ„™.{âvâ:Ӟxÿ©K3?æu[V¼—7“Úb%ùr)®¬ ¹äis¡È~èÎ'5Þ¯Š±‘¿úñF!b¨0WtA /œ+•Ci¯YÛsé?ˆBVé­¥[¥S•ÞW>}á°ZÉcžN^b n-_ôQd¨låoÉ%ñZ‡[ºÕ. äÁ[ã´lOPÉvN±ª–„ÛÖBçò{xxn¸l^z©¬/¯ç)½´‘!3I¹Í‹\µ%óâÖñIÒ4a”òK†H}>Óóßê½+ù?Š”EÁ™È¿+Ɋ:J¦æçÚÍZ LÙ³Ì'¤ïÔ°9¹RPãïýRçîáT2G?´Ÿ#=Єú?õد3~e¼UÈÎ!¤ÔÏÜ$ÔõBN– ²"qÞíIz·ºÿ`˜ëê·ò™äÆNè‡Eò¶Ök»î«ñ䶞ñ­(ñ EºÎØý‹nEeSµ¸·¿%ɪÞ`qQAÞå3¬º’¡ˆ§Z™Y]B9¹SùK”Ifÿ&ÏúRLXºqµµ?q}×êˆnR8i$8g ´l \•Õ‚ȝ£T!
+¬+:ñ³äŸgV­9qú߶{Ãý‰ioŸ¸¡pY<Ô—†ÞP»“ÞJW|V6ª;¨X yÖúG`m"¼)¼â)õÄýˆÿûlñ]SN81þiÞ:d[i#Há WRÝfeëy0µ6ßÅot·­û‰üÕLÇVô³ž3d⫍îðÏõ»i#Ý°¬d¾q2\luÎ ¿û‹0Ä|b}÷Ú7.e$$}3Ãmóž(o®i*oÛ¹_KóÌæc¿UàÑÖæ- ›[À˜côÝOµÜèÙ<¶¥ºåóŸQ%D#U›þÄ4nÔ[F’ãwºþ£
+JóžlšH”úYô6èFŒ¿‹¿¼¼è¡Íßë¡ëàÛqìÑþ3þóÑÿ
+0‘øŸendstream
+endobj
+259 0 obj
+<</BaseFont/KBNHAA+Courier-Bold/Encoding/WinAnsiEncoding/FirstChar 32/FontDescriptor 260 0 R/LastChar 122/Subtype/Type1/Type/Font/Widths[ 600 0 0 0 0 0 0 0 0 0 0 0 0 0 600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 600 600 600 600 600 600 600 0 600 0 0 600 600 600 600 600 0 600 600 600 600 600 600 0 600 0 0 0 0 0 600 0 600 600 600 0 600 0 600 0 600 0 600 600 600 600 600 600 0 600 600 600 600 0 0 0 600 600]>>
+endobj
+260 0 obj
+<</Ascent 626/CapHeight 562/CharSet(/space/S/T/B/L/I/period/D/F/i/l/e/s/C/O/M/underscore/o/p/n/G/t/P/a/k/z/c/A/V/u/N/E/R/U/Y/W/g/m/r/y/b)/Descent -142/Flags 262179/FontBBox[ -113 -250 749 801]/FontFile3 261 0 R/FontName/KBNHAA+Courier-Bold/ItalicAngle 0/StemH 84/StemV 106/Type/FontDescriptor/XHeight 439>>
+endobj
+261 0 obj
+<</Filter/FlateDecode/Length 2905/Subtype/Type1C>>
+stream
+hÞtV TW­î¦ª@´Ëî$ݦ
+qA ¨\ˆ
+5‰(q"*1c<ãùÚ¯2æ7Äg&s~Ÿ^êÿºï½ûî}Õ*ÆFͨTªAÓ&Íðóñ19a©)6Ú4rRB|”õú0ŨRÙ(ƒôÈbá/Ë©a_g˜Bçþð®|<ðøàþs´ŒZ¥
+˜39!1ݳ0ÙùÍÈ·œÝ&ŒŸàJß'¼Ýûîæêì•0?Ú9(=)9zQ’³ÿâÈSb‚)"9:j”³O|¼sï½IΦè¤hS
+¹O PnéV,`ËæÎßf Έ¢â‡}dÀ?ƒ{Æ7yb[nÝ'fzšcD¡b؂=Çr¤¬sÈd°Blqtqtœ!1/nE<ÝMVá16éÔ¹ìFð; ýO›èxÐe¥$ì[çYÜ`¸ø]Ég‹"’Åõ!`SÄæÎ//7Ň·Ý\-¾,4Ðëá A,O¸­8ÔÅ©°‘í.áRq#¨Í[aû„jï5,QÝ fÒûÖ)su-¸žCoP ‚]TiÞ"¬o!X*wá~\äoïÈêNÖtÑk¼ciŠ2—¨²èô`¡H£TQ„‹ä`3:A3û5ÁbÊ5øwÏe¡½ƒQøZŠbêÔ¦C.¸C®¦\QLº“˜;î'ÔEa+»’ó€ËìÎ/³ŸpQÐÊÞ±nŸä¾í6±?s?ÁYv-÷ÏÒï}•k7C^¨ó G¸*<P¬¥Ü&˜#áÆ£a,Ø*‚yr'\WÌgÑy¹$–wāõªÕÊ#Í{6³•Gõ¼c&q§=C´GhY)Ô%™J3э 0ú¿upø¤É©‹&‹µo±ûO·l¯3>Z—(­_P˜`ÄAn“ÇJÂi×ïgvµœ)«>&
+?®öØeéÀÝJÞæÐ\X¡´íì÷+å++9äüYÀ¾Ö=ü½uµGµÙ:ZLf¦/•BŒ(¦Û/QvòX¾ŒíË`´E{
+3<eØB|yúñçÿ¢¼ÖX³ëïÓ$œà-C Ä¡üóÀzÔ$›òs“E¡5)79{éßmYíEÙQY›ÚlK3$è`¼oUìÆ@wF×Àïa˜Øí­¿ÝrúÞ½–° ïø†yxøžnq()³ú†ÊãÖo¦©\ Cup— L3¿ýÎY’Xc’„JSnrVÊ2Û*”Ûºí¨sÚ©sŠÿÀ9½µÓôù¦†PýÖ
+:¡®à(»¿`ÑyO£OpԜ IhmA“6T4²âNp:)/]MeeÆm[r¬.Ÿ”@V¤j;ú¦­P)lWFP/
+¾ 4ÝØuâ‰õæÑVr´m´œZNšr™è<¡ƒåÛtˆ£¾$ޘ4«ø’û1Hn§Vukò»úS;÷ ´ÅàÇ[û¨ØU ¬€°B£”B—®•à
+ù8‡*œ6¦±Ÿ[¶ràŽµ³&°8Q†gä/¿9qL—ö¾âik„:e;ÐÚÕ= ß±\/«q5;F™ý‘ÆJß¡4íÀ!%0¼dÓjLEw7t/\Nj¥“Ó_éq°ëì÷Ü~ƒ£òhпúQ·endstream
+endobj
+262 0 obj
+<</BaseFont/KBNGOP+ZapfDingbats/Encoding 118 0 R/FirstChar 2/FontDescriptor 120 0 R/LastChar 2/Subtype/Type1/ToUnicode 121 0 R/Type/Font/Widths[ 791]>>
+endobj
+263 0 obj
+<</BaseFont/KBNHHO+Courier-Oblique/Encoding/WinAnsiEncoding/FirstChar 65/FontDescriptor 264 0 R/LastChar 116/Subtype/Type1/Type/Font/Widths[ 600 600 0 600 0 0 0 0 600 0 0 600 0 600 600 600 0 0 600 600 600 0 0 0 0 0 0 0 0 0 600 0 0 0 0 0 0 0 0 0 600 0 0 0 0 600 0 0 0 0 0 600]>>
+endobj
+264 0 obj
+<</Ascent 629/CapHeight 562/CharSet(/space/S/T/B/L/underscore/I/n/i/t/U/P/O/A/D/N)/Descent -157/Flags 99/FontBBox[ -28 -250 742 805]/FontFile3 265 0 R/FontName/KBNHHO+Courier-Oblique/ItalicAngle -12/StemH 51/StemV 51/Type/FontDescriptor/XHeight 426>>
+endobj
+265 0 obj
+<</Filter/FlateDecode/Length 1257/Subtype/Type1C>>
+stream
+hÞ\SkLW¾³³3ãcÝ.Œ†ÅÙ]â\|P@ƒª€Ú¢ÁVëÔ·»@¥., ®­²Tñµ*VZ*¡>£mTêÈ4T¤Ô¦£DQbSÚT’ÆÆäŒ9›Ò»ÿôþ¸÷äÜïœûÝs¾Ã½Ž0¾(íÍÌÌì©éîRO¾Ó›½¾ ¿¨Ô¼š£Y-\_nÐi‘†07V=ñü;Nj`†üR‰²/¶ýa<!þ+^ oÈùH.+”èfɚtw¡×“Ÿ›Wb›´a²->)1iݓÃ{¼-u£{½Ó–ã-.q¾_lËÚ¼Áí)t{֕87ÆÙR
+Çqâ³\J¹Z-‡ì<.¸¸e28• <tR,n灇ÜA>˜Ñ­€¬„B¸
+špLãâMK²W¿nEÇõà†(A|v¦îE Žú8ÑJ_Ñ\
+&þjgÁ¤˜“e8Ï›“!Ù8Ҋ×äÁœ³ø0z.Â"´—½aEÿ2þ´Ê>Ñ:Ì2d\˜!kÓ\ ¹`"¼DLVAmeá>EáYùiÀe—µüQðs+ùí(sx™âEÞ¸£cU0 ôî©âVí3­ÖÜ­`¹:^l äí(òSçÊý¼¸5àJa¿‚:-—¢Z'¸ÞèU´ý
+Õ}ͳwç>K¥·¶j·õ¸s푵œ˜eÏÄxXVybŸµ»òþžE31Q¢ìÍ¿—¿ÔËÚdº@–
+YÃÖØDímn œß†;®î>9¤Q5˜dø^Aíns®âh´R P¡KeµÕPjF!? Vܔß‚Ÿ*X&wc¯€‘}óA±ïDJÐÛô?ŒÒÊøµACôÚ`k`pxX*À‚aXŠ`ÒR¨§âC̔µ834£¬sÑ ¼çª¡ÀªpF{NÑýøJ©HIʨZ¸ÒÞÑÜiéûbUš‹éE¡ò*~.¾£^[˜·ò]IìéŒÒ±QdX
+°Fo½ÖQqu\Wíça×'ª•~AjH÷†Fª£ÔÑÚàØÿ¦ž•fendstream
+endobj
+625 0 obj
+<</Nums[ 0 626 0 R]>>
+endobj
+626 0 obj
+<</S/D>>
+endobj
+627 0 obj
+<</Count 26/Kids[636 0 R 1 0 R 37 0 R 63 0 R 114 0 R 122 0 R 128 0 R 132 0 R 137 0 R 145 0 R 153 0 R 162 0 R 171 0 R 178 0 R 187 0 R 193 0 R 199 0 R 204 0 R 208 0 R 212 0 R 219 0 R 227 0 R 234 0 R 241 0 R 247 0 R 255 0 R]/Type/Pages>>
+endobj
+631 0 obj
+<</Type/Metadata/Subtype/XML/Length 3182>>
+stream
+<?xpacket begin='' id='W5M0MpCehiHzreSzNTczkc9d'?>
+<x:xmpmeta xmlns:x="adobe:ns:meta/" xmptk="Adobe XMP Core 4.2.1-c043 52.372728, 2009/01/18-15:08:04 ">
+ <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
+ <rdf:Description about="" xmlns:xmp="http://ns.adobe.com/xap/1.0/">
+ <xmp:CreateDate>2009-11-12T15:47:16Z</xmp:CreateDate>
+ <xmp:CreatorTool>FrameMaker 8.0</xmp:CreatorTool>
+ <xmp:ModifyDate>2009-11-12T16:03:11+0100</xmp:ModifyDate>
+ <xmp:MetadataDate>2009-11-12T16:03:11+0100</xmp:MetadataDate>
+ </rdf:Description>
+ <rdf:Description about="" xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
+ <pdf:Producer>Acrobat Distiller 9.2.0 (Windows) (via http://big.faceless.org/products/pdf?version=2.6.5)</pdf:Producer>
+ <pdf:Keywords>User Manual;STM32F101C6;STM32F101C8;STM32F101CB;STM32F101R6;STM32F101R8;STM32F101RB;STM32F101T6;STM32F101T8;STM32F101V8;STM32F101VB;STM32F103C6;STM32F103C8;STM32F103CB;STM32F103R6;STM32F103R8;STM32F103RB;STM32F103T6;STM32F103T8;STM32F103V8;STM32F103VB;STR750FV0;STR750FV1;STR750FV2;STR751FR0;STR751FR1;STR751FR2;STR752FR0;STR752FR1;STR752FR2;STR755FR0;STR755FR1;STR755FV0;STR755FV1;STR755FV2;STM32F101RC;STM32F101RD;STM32F101RE;STM32F101VC;STM32F101VD;STM32F101VE;STM32F101ZC;STM32F101ZD;STM32F101ZE;STM32F103RC;STM32F103RD;STM32F103RE;STM32F103VC;STM32F103VD;STM32F103VE;STM32F103ZC;STM32F103ZE;STM32F103ZD;UM0516</pdf:Keywords>
+ </rdf:Description>
+ <rdf:Description about="" xmlns:dc="http://purl.org/dc/elements/1.1/">
+ <dc:format>application/pdf</dc:format>
+ <dc:description>
+ <rdf:Alt xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
+ <rdf:li xml:lang="x-default">User Manual;STM32F101C6;STM32F101C8;STM32F101CB;STM32F101R6;STM32F101R8;STM32F101RB;STM32F101T6;STM32F101T8;STM32F101V8;STM32F101VB;STM32F103C6;STM32F103C8;STM32F103CB;STM32F103R6;STM32F103R8;STM32F103RB;STM32F103T6;STM32F103T8;STM32F103V8;STM32F103VB;STR750FV0;STR750FV1;STR750FV2;STR751FR0;STR751FR1;STR751FR2;STR752FR0;STR752FR1;STR752FR2;STR755FR0;STR755FR1;STR755FV0;STR755FV1;STR755FV2;STM32F101RC;STM32F101RD;STM32F101RE;STM32F101VC;STM32F101VD;STM32F101VE;STM32F101ZC;STM32F101ZD;STM32F101ZE;STM32F103RC;STM32F103RD;STM32F103RE;STM32F103VC;STM32F103VD;STM32F103VE;STM32F103ZC;STM32F103ZE;STM32F103ZD;UM0516</rdf:li>
+ </rdf:Alt>
+ </dc:description>
+ <dc:creator>
+ <rdf:Seq xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
+ <rdf:li>STMicroelectronics</rdf:li>
+ </rdf:Seq>
+ </dc:creator>
+ <dc:title>
+ <rdf:Alt xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
+ <rdf:li xml:lang="x-default">Windows API for STMicroelectronics microcontroller bootloaders</rdf:li>
+ </rdf:Alt>
+ </dc:title>
+ <dc:date>
+ <rdf:Seq xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
+ <rdf:li>2009-11-12T16:03:11+0100</rdf:li>
+ </rdf:Seq>
+ </dc:date>
+ </rdf:Description>
+ <rdf:Description about="" xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/">
+ <xmpMM:DocumentID>uuid:9c3081f4-bd1f-42fb-be64-b7722541880d</xmpMM:DocumentID>
+ <xmpMM:InstanceID>uuid:16a07f22-d410-46ee-afce-adb3152757ee</xmpMM:InstanceID>
+ </rdf:Description>
+ </rdf:RDF>
+</x:xmpmeta>
+
+<?xpacket end='r'?>endstream
+endobj
+632 0 obj
+<</CreationDate(D:20091112154716Z)/Creator(FrameMaker 8.0)/ModDate(D:20091112160311+01'00')/Producer(Acrobat Distiller 9.2.0 \(Windows\) \(via http://big.faceless.org/products/pdf?version=2.6.5\))/Subject(User Manual;STM32F101C6;STM32F101C8;STM32F101CB;STM32F101R6;STM32F101R8;STM32F101RB;STM32F101T6;STM32F101T8;STM32F101V8;STM32F101VB;STM32F103C6;STM32F103C8;STM32F103CB;STM32F103R6;STM32F103R8;STM32F103RB;STM32F103T6;STM32F103T8;STM32F103V8;STM32F103VB;STR750FV0;STR750FV1;STR750FV2;STR751FR0;STR751FR1;STR751FR2;STR752FR0;STR752FR1;STR752FR2;STR755FR0;STR755FR1;STR755FV0;STR755FV1;STR755FV2;STM32F101RC;STM32F101RD;STM32F101RE;STM32F101VC;STM32F101VD;STM32F101VE;STM32F101ZC;STM32F101ZD;STM32F101ZE;STM32F103RC;STM32F103RD;STM32F103RE;STM32F103VC;STM32F103VD;STM32F103VE;STM32F103ZC;STM32F103ZE;STM32F103ZD;UM0516)/Author(STMicroelectronics)/Title(Windows API for STMicroelectronics microcontroller bootloaders)/Keywords(User Manual;STM32F101C6;STM32F101C8;STM32F101CB;STM32F101R6;STM32F101R8;STM32F101RB;STM32F101T6;STM32F101T8;STM32F101V8;STM32F101VB;STM32F103C6;STM32F103C8;STM32F103CB;STM32F103R6;STM32F103R8;STM32F103RB;STM32F103T6;STM32F103T8;STM32F103V8;STM32F103VB;STR750FV0;STR750FV1;STR750FV2;STR751FR0;STR751FR1;STR751FR2;STR752FR0;STR752FR1;STR752FR2;STR755FR0;STR755FR1;STR755FV0;STR755FV1;STR755FV2;STM32F101RC;STM32F101RD;STM32F101RE;STM32F101VC;STM32F101VD;STM32F101VE;STM32F101ZC;STM32F101ZD;STM32F101ZE;STM32F103RC;STM32F103RD;STM32F103RE;STM32F103VC;STM32F103VD;STM32F103VE;STM32F103ZC;STM32F103ZE;STM32F103ZD;UM0516)>>
+endobj
+760 0 obj
+<</Names[(F1) 761 0 R(F2) 814 0 R(F3) 815 0 R(F4) 816 0 R(F5) 817 0 R(G1.1163887) 818 0 R(G1.1163891) 819 0 R(G1.1163892) 820 0 R(G1.1163894) 821 0 R(G1.1168198) 822 0 R(G1.1169393) 823 0 R(G1.1169394) 824 0 R(G2.181264) 825 0 R(G2.181288) 826 0 R(G2.181289) 827 0 R(G2.181290) 828 0 R(G2.181308) 829 0 R(G2.181317) 830 0 R(G2.181318) 831 0 R(G2.181334) 832 0 R(G3.328752) 833 0 R(G3.328776) 834 0 R(G3.328777) 835 0 R(G3.328778) 836 0 R(G4.1169088) 837 0 R(G4.1169112) 838 0 R(G4.1169113) 839 0 R(G4.1169114) 840 0 R(G4.1169132) 841 0 R(G4.1169141) 842 0 R(G4.1169142) 843 0 R(G4.1169158) 844 0 R(G4.1172221) 845 0 R(G4.1172223) 846 0 R(G4.1172226) 847 0 R(G4.1172227) 848 0 R(G4.1172240) 849 0 R(G4.1172403) 850 0 R(G4.1172511) 851 0 R(G4.1172519) 852 0 R(G4.1172672) 853 0 R(G4.1172676) 854 0 R(G4.1172703) 855 0 R(G4.1172704) 856 0 R(G4.1172708) 857 0 R(G4.1172735) 858 0 R(G4.1172736) 859 0 R(G4.1172740) 860 0 R(G4.1172764) 861 0 R(G4.1172765) 862 0 R(G4.1172772) 863 0 R(G4.1172807) 864 0 R(G4.1172808) 865 0 R(G4.1172815) 866 0 R(G4.1172840) 867 0 R(G4.1172845) 868 0 R(G4.1172904) 869 0 R(G4.1172909) 870 0 R(G4.1172952) 871 0 R(G4.1172957) 872 0 R(G4.1173003) 873 0 R(G4.1173008) 874 0 R(G4.1173051) 875 0 R(G4.1173056) 876 0 R(G4.1173107) 877 0 R(G4.1173112) 878 0 R(G4.1173148) 879 0 R(G4.1173149) 880 0 R(G4.1173153) 881 0 R(G4.1173180) 882 0 R(G4.1173181) 883 0 R(G4.1173188) 884 0 R(G4.1173239) 885 0 R(G4.1173240) 886 0 R(G4.1173247) 887 0 R(G4.1173274) 888 0 R(G4.1173282) 889 0 R(G4.1173309) 890 0 R(G4.1173310) 891 0 R(G4.1173315) 892 0 R(G4.1173343) 893 0 R(G4.1173344) 894 0 R(G4.1173348) 895 0 R(G4.1173399) 896 0 R(G4.1173404) 897 0 R(G4.1173463) 898 0 R(G4.1173464) 899 0 R(G4.1173471) 900 0 R(G4.1173522) 901 0 R(G4.1173523) 902 0 R(G4.1173528) 903 0 R(G4.1173555) 904 0 R(G4.1173556) 905 0 R(G4.1173560) 906 0 R(G4.1173603) 907 0 R(G4.1173604) 908 0 R(G4.1173609) 909 0 R(G4.1173636) 910 0 R(G4.1173637) 911 0 R(G4.1173641) 912 0 R(G4.1173713) 913 0 R(G4.1173714) 914 0 R(G4.1173718) 915 0 R(G4.1173753) 916 0 R(G4.1173754) 917 0 R(G4.1173758) 918 0 R(G4.1173793) 919 0 R(G4.1173794) 920 0 R(G4.1173796) 921 0 R(G4.1173800) 922 0 R(G4.1173866) 923 0 R(G4.1173867) 924 0 R(G4.1173870) 925 0 R(G4.1173920) 926 0 R(G4.1173923) 927 0 R(G4.1174043) 928 0 R(G4.1174046) 929 0 R(G4.1174106) 930 0 R(G4.1174107) 931 0 R(G4.1174112) 932 0 R(G4.1174155) 933 0 R(G4.1174160) 934 0 R(G4.1174203) 935 0 R(G4.1174208) 936 0 R(G4.1174243) 937 0 R(G4.1174248) 938 0 R(G4.1174291) 939 0 R(G4.1174296) 940 0 R(G4.1174339) 941 0 R(G4.1174344) 942 0 R(G4.1174404) 943 0 R(G4.1174409) 944 0 R(G4.1174452) 945 0 R(G4.1174458) 946 0 R(G4.1174509) 947 0 R(G4.1174514) 948 0 R(G4.1174557) 949 0 R(G4.1174562) 950 0 R(G4.1174605) 951 0 R(G4.1174610) 952 0 R(G4.1174661) 953 0 R(G4.1174666) 954 0 R(G4.1174709) 955 0 R(G4.1174714) 956 0 R(G4.1174773) 957 0 R(G4.1174778) 958 0 R(G4.1174821) 959 0 R(G4.1174826) 960 0 R(G4.1176032) 961 0 R(G4.1176482) 962 0 R(G4.1176483) 963 0 R(G5.1168816) 964 0 R(G5.1168840) 965 0 R(G5.1168841) 966 0 R(G5.1168842) 967 0 R(G5.1171905) 968 0 R(G5.1171906) 969 0 R(G5.1171907) 970 0 R(G5.1171908) 971 0 R(G5.1171909) 972 0 R(I1.1.1056488) 973 0 R(I1.1.1169433) 974 0 R(I1.1.1169791) 975 0 R(I1.1.1169807) 976 0 R(I1.1.1169895) 977 0 R(I1.1.1170326) 978 0 R(I1.1.1170463) 979 0 R(I2.1.181734) 980 0 R(I2.1.181773) 981 0 R(I2.1.181789) 982 0 R(I2.1.181802) 983 0 R(I2.1.181958) 984 0 R(I2.1.181971) 985 0 R(I2.1.181984) 986 0 R(I2.1.182340) 987 0 R(I2.1.185697) 988 0 R(I2.1.185736) 989 0 R(I2.1.185990) 990 0 R(I2.1.185992) 991 0 R(I2.1.185994) 992 0 R(I2.1.185996) 993 0 R(I2.1.185998) 994 0 R(I2.1.186000) 995 0 R(I2.1.186002) 996 0 R(I2.1.186004) 997 0 R(I2.1.186006) 998 0 R(I2.1.186008) 999 0 R(I2.1.186010) 1000 0 R(I2.1.186012) 1001 0 R(I2.1.186014) 1002 0 R(I2.1.186016) 1003 0 R(I2.1.186018) 1004 0 R(I2.1.186020) 1005 0 R(I2.1.186022) 1006 0 R(I2.1.186024) 1007 0 R(I2.1.186026) 1008 0 R(I2.1.186028) 1009 0 R(I2.1.186030) 1010 0 R(I2.1.186032) 1011 0 R(I2.1.186034) 1012 0 R(I2.1.186036) 1013 0 R(I2.1.186038) 1014 0 R(I2.1.186040) 1015 0 R(I2.1.186042) 1016 0 R(I2.1.186044) 1017 0 R(I2.1.186046) 1018 0 R(I2.1.186048) 1019 0 R(I2.1.186050) 1020 0 R(I2.1.186052) 1021 0 R(I2.1.186054) 1022 0 R(I2.1.186056) 1023 0 R(I2.1.186058) 1024 0 R(I2.1.186060) 1025 0 R(I2.1.186062) 1026 0 R(I2.1.186064) 1027 0 R(I2.1.186066) 1028 0 R(I2.1.186068) 1029 0 R(I2.1.186070) 1030 0 R(I2.1.186072) 1031 0 R(I2.1.186074) 1032 0 R(I2.1.186076) 1033 0 R(I2.1.186078) 1034 0 R(I2.1.186080) 1035 0 R(I2.1.186082) 1036 0 R(I2.1.186084) 1037 0 R(I2.1.186086) 1038 0 R(I2.1.186088) 1039 0 R(I2.1.186090) 1040 0 R(I2.1.186092) 1041 0 R(I2.1.186094) 1042 0 R(I2.1.186096) 1043 0 R(I3.1.329222) 1044 0 R(I3.1.329261) 1045 0 R(I3.1.329277) 1046 0 R(I3.1.329290) 1047 0 R(I3.1.332978) 1048 0 R(I3.1.333255) 1049 0 R(I3.1.333257) 1050 0 R(I3.1.333259) 1051 0 R(I3.1.333261) 1052 0 R(I3.1.333263) 1053 0 R(I3.1.333265) 1054 0 R(I3.1.333267) 1055 0 R(I3.1.333269) 1056 0 R(I3.1.333271) 1057 0 R(I3.1.333273) 1058 0 R(I3.1.333275) 1059 0 R(I3.1.333277) 1060 0 R(I3.1.333279) 1061 0 R(I3.1.333281) 1062 0 R(I3.1.333283) 1063 0 R(I3.1.333285) 1064 0 R(I3.1.333287) 1065 0 R(I3.1.333289) 1066 0 R(I3.1.333291) 1067 0 R(I3.1.333293) 1068 0 R(I3.1.333295) 1069 0 R(I3.1.333297) 1070 0 R(I3.1.333299) 1071 0 R(I3.1.333301) 1072 0 R(I3.1.333303) 1073 0 R(I3.1.333305) 1074 0 R(I3.1.333307) 1075 0 R(I3.1.333309) 1076 0 R(I3.1.333311) 1077 0 R(I3.1.333313) 1078 0 R(I3.1.333315) 1079 0 R(I3.1.333317) 1080 0 R(I3.1.333319) 1081 0 R(I3.1.333321) 1082 0 R(I3.1.333323) 1083 0 R(I3.1.333325) 1084 0 R(I3.1.333327) 1085 0 R(I3.1.333329) 1086 0 R(I3.1.333331) 1087 0 R(I3.1.333333) 1088 0 R(I3.1.333335) 1089 0 R(I3.1.333337) 1090 0 R(I3.1.333339) 1091 0 R(I3.1.333341) 1092 0 R(I3.1.333343) 1093 0 R(I3.1.333345) 1094 0 R(I3.1.333347) 1095 0 R(I4.1.1169586) 1096 0 R(I4.1.1169599) 1097 0 R(I4.1.1169884) 1098 0 R(I4.1.1169952) 1099 0 R(I4.1.1169965) 1100 0 R(I4.1.1169978) 1101 0 R(I4.1.1169991) 1102 0 R(I4.1.1170166) 1103 0 R(I4.1.1172237) 1104 0 R(I4.1.1172402) 1105 0 R(I4.1.1172518) 1106 0 R(I4.1.1172839) 1107 0 R(I4.1.1173147) 1108 0 R(I4.1.1173342) 1109 0 R(I4.1.1173795) 1110 0 R(I4.1.1173799) 1111 0 R(I4.1.1175214) 1112 0 R(I4.1.1176481) 1113 0 R(I4.1.1176760) 1114 0 R(I4.1.1177126) 1115 0 R(I4.1.1177210) 1116 0 R(I5.1.1171046) 1117 0 R(I5.1.1171059) 1118 0 R(I5.1.1171412) 1119 0 R(I5.1.1171425) 1120 0 R(I5.1.1173120) 1121 0 R(L1) 1122 0 R(L2) 1123 0 R(L3) 1124 0 R(L4) 1125 0 R(L5) 1126 0 R(M1.9.24315.CovHead1.Introduction) 1127 0 R(M4.9.21069.Heading3.231.Introduction) 1128 0 R(M4.9.22796.Heading3.4315.STBLInitBL) 1129 0 R(M4.9.39198.Heading3.439.STBLDNLOAD) 1130 0 R(M4.9.41903.ListBullet1.l.STBLLIBDLL.provides.a.function.set.to.execute.basic.system.memory.bootloade) 1131 0 R(M4.9.50805.Heading3.511.Error.codes) 1132 0 R(M4.9.60028.TableCap.Table.1.Error.codes) 1133 0 R(M4.9.63753.TableCap.Table.3.Command.record) 1134 0 R(M4.9.79044.TableCap.Table.4.Error.codes) 1135 0 R(M4.9.83644.TableCap.Table.1.Embedded.bootloader.commands) 1136 0 R(M4.9.94069.Heading3.422.STBLRequest.record) 1137 0 R(M4.9.98504.Heading3.4320.STBLUPLOAD) 1138 0 R(P.1) 1139 0 R(P.10) 1140 0 R(P.11) 1141 0 R(P.12) 1142 0 R(P.13) 1143 0 R(P.14) 1144 0 R(P.15) 1145 0 R(P.16) 1146 0 R(P.17) 1147 0 R(P.18) 1148 0 R(P.19) 1149 0 R(P.2) 1150 0 R(P.20) 1151 0 R(P.21) 1152 0 R(P.22) 1153 0 R(P.23) 1154 0 R(P.24) 1155 0 R(P.25) 1156 0 R(P.26) 1157 0 R(P.3) 1158 0 R(P.4) 1159 0 R(P.5) 1160 0 R(P.6) 1161 0 R(P.7) 1162 0 R(P.8) 1163 0 R(P.9) 1164 0 R]>>
+endobj
+761 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ null null null]>>
+endobj
+762 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+763 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+764 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+765 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+766 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+767 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+768 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+769 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+770 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+771 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+772 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+773 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+774 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+775 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+776 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+777 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+778 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+779 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+780 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+781 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+782 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+783 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+784 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+785 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+786 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+787 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+788 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+789 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+790 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+791 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+792 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+793 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+794 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+795 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+796 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+797 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+798 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+799 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+800 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+801 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+802 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+803 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+804 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+805 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+806 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+807 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+808 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+809 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+810 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+811 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+812 0 obj
+<</Length 2>>
+stream
+q
+endstream
+endobj
+813 0 obj
+<</Filter/FlateDecode/Length 10>>
+stream
+xœä®\endstream
+endobj
+814 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ null null null]>>
+endobj
+815 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ null null null]>>
+endobj
+816 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ null null null]>>
+endobj
+817 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ null null null]>>
+endobj
+818 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 67 100 null]>>
+endobj
+819 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 555 119 null]>>
+endobj
+820 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 18 119 null]>>
+endobj
+821 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 41 187 null]>>
+endobj
+822 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 124 655 null]>>
+endobj
+823 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 124 631 null]>>
+endobj
+824 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 124 589 null]>>
+endobj
+825 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 41 187 null]>>
+endobj
+826 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 67 99 null]>>
+endobj
+827 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 555 119 null]>>
+endobj
+828 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 18 119 null]>>
+endobj
+829 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 41 187 null]>>
+endobj
+830 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 555 119 null]>>
+endobj
+831 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 18 119 null]>>
+endobj
+832 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 67 99 null]>>
+endobj
+833 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 41 187 null]>>
+endobj
+834 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 99 null]>>
+endobj
+835 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 555 119 null]>>
+endobj
+836 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 18 119 null]>>
+endobj
+837 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 41 187 null]>>
+endobj
+838 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 67 99 null]>>
+endobj
+839 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 555 119 null]>>
+endobj
+840 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 18 119 null]>>
+endobj
+841 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 41 187 null]>>
+endobj
+842 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 555 119 null]>>
+endobj
+843 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 18 119 null]>>
+endobj
+844 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 67 99 null]>>
+endobj
+845 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 67 755 null]>>
+endobj
+846 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 124 698 null]>>
+endobj
+847 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 67 755 null]>>
+endobj
+848 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 67 714 null]>>
+endobj
+849 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 124 642 null]>>
+endobj
+850 0 obj
+<</Type/Action/S/GoTo/D[128 0 R/XYZ 67 753 null]>>
+endobj
+851 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 67 754 null]>>
+endobj
+852 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 124 706 null]>>
+endobj
+853 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 732 null]>>
+endobj
+854 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 690 null]>>
+endobj
+855 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 67 626 null]>>
+endobj
+856 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 604 null]>>
+endobj
+857 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 538 null]>>
+endobj
+858 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 67 474 null]>>
+endobj
+859 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 452 null]>>
+endobj
+860 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 410 null]>>
+endobj
+861 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 67 335 null]>>
+endobj
+862 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 313 null]>>
+endobj
+863 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 124 259 null]>>
+endobj
+864 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 67 754 null]>>
+endobj
+865 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 124 732 null]>>
+endobj
+866 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 124 666 null]>>
+endobj
+867 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 67 601 null]>>
+endobj
+868 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 124 525 null]>>
+endobj
+869 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 67 381 null]>>
+endobj
+870 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 124 305 null]>>
+endobj
+871 0 obj
+<</Type/Action/S/GoTo/D[153 0 R/XYZ 67 754 null]>>
+endobj
+872 0 obj
+<</Type/Action/S/GoTo/D[153 0 R/XYZ 124 690 null]>>
+endobj
+873 0 obj
+<</Type/Action/S/GoTo/D[153 0 R/XYZ 67 581 null]>>
+endobj
+874 0 obj
+<</Type/Action/S/GoTo/D[153 0 R/XYZ 124 517 null]>>
+endobj
+875 0 obj
+<</Type/Action/S/GoTo/D[153 0 R/XYZ 67 419 null]>>
+endobj
+876 0 obj
+<</Type/Action/S/GoTo/D[153 0 R/XYZ 124 343 null]>>
+endobj
+877 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 67 754 null]>>
+endobj
+878 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 690 null]>>
+endobj
+879 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 67 609 null]>>
+endobj
+880 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 587 null]>>
+endobj
+881 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 533 null]>>
+endobj
+882 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 67 469 null]>>
+endobj
+883 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 447 null]>>
+endobj
+884 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 381 null]>>
+endobj
+885 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 67 266 null]>>
+endobj
+886 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 244 null]>>
+endobj
+887 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 202 null]>>
+endobj
+888 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 67 754 null]>>
+endobj
+889 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 124 690 null]>>
+endobj
+890 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 67 626 null]>>
+endobj
+891 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 124 604 null]>>
+endobj
+892 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 124 532 null]>>
+endobj
+893 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 67 468 null]>>
+endobj
+894 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 124 446 null]>>
+endobj
+895 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 124 404 null]>>
+endobj
+896 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 67 754 null]>>
+endobj
+897 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 124 666 null]>>
+endobj
+898 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 67 522 null]>>
+endobj
+899 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 124 500 null]>>
+endobj
+900 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 124 434 null]>>
+endobj
+901 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 67 319 null]>>
+endobj
+902 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 124 297 null]>>
+endobj
+903 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ 124 237 null]>>
+endobj
+904 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 67 754 null]>>
+endobj
+905 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 124 732 null]>>
+endobj
+906 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 124 690 null]>>
+endobj
+907 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 67 590 null]>>
+endobj
+908 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 124 568 null]>>
+endobj
+909 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 124 496 null]>>
+endobj
+910 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 67 432 null]>>
+endobj
+911 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ 124 410 null]>>
+endobj
+912 0 obj
+<</Type/Action/S/GoTo/D[193 0 R/XYZ 124 751 null]>>
+endobj
+913 0 obj
+<</Type/Action/S/GoTo/D[193 0 R/XYZ 67 416 null]>>
+endobj
+914 0 obj
+<</Type/Action/S/GoTo/D[193 0 R/XYZ 124 394 null]>>
+endobj
+915 0 obj
+<</Type/Action/S/GoTo/D[193 0 R/XYZ 124 352 null]>>
+endobj
+916 0 obj
+<</Type/Action/S/GoTo/D[199 0 R/XYZ 67 754 null]>>
+endobj
+917 0 obj
+<</Type/Action/S/GoTo/D[199 0 R/XYZ 124 732 null]>>
+endobj
+918 0 obj
+<</Type/Action/S/GoTo/D[199 0 R/XYZ 124 678 null]>>
+endobj
+919 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 67 755 null]>>
+endobj
+920 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 67 714 null]>>
+endobj
+921 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 67 684 null]>>
+endobj
+922 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 124 657 null]>>
+endobj
+923 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 67 447 null]>>
+endobj
+924 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 67 417 null]>>
+endobj
+925 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 124 390 null]>>
+endobj
+926 0 obj
+<</Type/Action/S/GoTo/D[208 0 R/XYZ 67 754 null]>>
+endobj
+927 0 obj
+<</Type/Action/S/GoTo/D[208 0 R/XYZ 124 727 null]>>
+endobj
+928 0 obj
+<</Type/Action/S/GoTo/D[208 0 R/XYZ 67 462 null]>>
+endobj
+929 0 obj
+<</Type/Action/S/GoTo/D[208 0 R/XYZ 124 435 null]>>
+endobj
+930 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ 67 754 null]>>
+endobj
+931 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ 67 724 null]>>
+endobj
+932 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ 124 660 null]>>
+endobj
+933 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ 67 562 null]>>
+endobj
+934 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ 124 498 null]>>
+endobj
+935 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ 67 400 null]>>
+endobj
+936 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ 124 336 null]>>
+endobj
+937 0 obj
+<</Type/Action/S/GoTo/D[219 0 R/XYZ 67 754 null]>>
+endobj
+938 0 obj
+<</Type/Action/S/GoTo/D[219 0 R/XYZ 124 690 null]>>
+endobj
+939 0 obj
+<</Type/Action/S/GoTo/D[219 0 R/XYZ 67 592 null]>>
+endobj
+940 0 obj
+<</Type/Action/S/GoTo/D[219 0 R/XYZ 124 528 null]>>
+endobj
+941 0 obj
+<</Type/Action/S/GoTo/D[219 0 R/XYZ 67 430 null]>>
+endobj
+942 0 obj
+<</Type/Action/S/GoTo/D[219 0 R/XYZ 124 330 null]>>
+endobj
+943 0 obj
+<</Type/Action/S/GoTo/D[227 0 R/XYZ 67 754 null]>>
+endobj
+944 0 obj
+<</Type/Action/S/GoTo/D[227 0 R/XYZ 124 690 null]>>
+endobj
+945 0 obj
+<</Type/Action/S/GoTo/D[227 0 R/XYZ 67 592 null]>>
+endobj
+946 0 obj
+<</Type/Action/S/GoTo/D[227 0 R/XYZ 124 510 null]>>
+endobj
+947 0 obj
+<</Type/Action/S/GoTo/D[227 0 R/XYZ 67 395 null]>>
+endobj
+948 0 obj
+<</Type/Action/S/GoTo/D[227 0 R/XYZ 124 331 null]>>
+endobj
+949 0 obj
+<</Type/Action/S/GoTo/D[234 0 R/XYZ 67 754 null]>>
+endobj
+950 0 obj
+<</Type/Action/S/GoTo/D[234 0 R/XYZ 124 690 null]>>
+endobj
+951 0 obj
+<</Type/Action/S/GoTo/D[234 0 R/XYZ 67 592 null]>>
+endobj
+952 0 obj
+<</Type/Action/S/GoTo/D[234 0 R/XYZ 124 504 null]>>
+endobj
+953 0 obj
+<</Type/Action/S/GoTo/D[234 0 R/XYZ 67 389 null]>>
+endobj
+954 0 obj
+<</Type/Action/S/GoTo/D[234 0 R/XYZ 124 313 null]>>
+endobj
+955 0 obj
+<</Type/Action/S/GoTo/D[241 0 R/XYZ 67 754 null]>>
+endobj
+956 0 obj
+<</Type/Action/S/GoTo/D[241 0 R/XYZ 124 678 null]>>
+endobj
+957 0 obj
+<</Type/Action/S/GoTo/D[241 0 R/XYZ 67 546 null]>>
+endobj
+958 0 obj
+<</Type/Action/S/GoTo/D[241 0 R/XYZ 124 482 null]>>
+endobj
+959 0 obj
+<</Type/Action/S/GoTo/D[247 0 R/XYZ 67 755 null]>>
+endobj
+960 0 obj
+<</Type/Action/S/GoTo/D[247 0 R/XYZ 124 711 null]>>
+endobj
+961 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ 67 754 null]>>
+endobj
+962 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 67 285 null]>>
+endobj
+963 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 67 255 null]>>
+endobj
+964 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 41 187 null]>>
+endobj
+965 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 67 99 null]>>
+endobj
+966 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 555 119 null]>>
+endobj
+967 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 18 119 null]>>
+endobj
+968 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 67 732 null]>>
+endobj
+969 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 67 718 null]>>
+endobj
+970 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 67 684 null]>>
+endobj
+971 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 67 660 null]>>
+endobj
+972 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 67 636 null]>>
+endobj
+973 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 490 87 null]>>
+endobj
+974 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 124 664 null]>>
+endobj
+975 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 67 106 null]>>
+endobj
+976 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 518 106 null]>>
+endobj
+977 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 558 436 null]>>
+endobj
+978 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 22 436 null]>>
+endobj
+979 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 258 503 null]>>
+endobj
+980 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 258 503 null]>>
+endobj
+981 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 74 105 null]>>
+endobj
+982 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 558 436 null]>>
+endobj
+983 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 22 436 null]>>
+endobj
+984 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 258 503 null]>>
+endobj
+985 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 558 436 null]>>
+endobj
+986 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 22 436 null]>>
+endobj
+987 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 518 105 null]>>
+endobj
+988 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 258 503 null]>>
+endobj
+989 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 258 503 null]>>
+endobj
+990 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 67 717 null]>>
+endobj
+991 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 67 685 null]>>
+endobj
+992 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 124 664 null]>>
+endobj
+993 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 124 645 null]>>
+endobj
+994 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 124 626 null]>>
+endobj
+995 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 607 null]>>
+endobj
+996 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 590 null]>>
+endobj
+997 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 573 null]>>
+endobj
+998 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 556 null]>>
+endobj
+999 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 539 null]>>
+endobj
+1000 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 521 null]>>
+endobj
+1001 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 505 null]>>
+endobj
+1002 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 488 null]>>
+endobj
+1003 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 470 null]>>
+endobj
+1004 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 454 null]>>
+endobj
+1005 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 437 null]>>
+endobj
+1006 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 419 null]>>
+endobj
+1007 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 403 null]>>
+endobj
+1008 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 386 null]>>
+endobj
+1009 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 368 null]>>
+endobj
+1010 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 352 null]>>
+endobj
+1011 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 335 null]>>
+endobj
+1012 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 317 null]>>
+endobj
+1013 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 301 null]>>
+endobj
+1014 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 284 null]>>
+endobj
+1015 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 266 null]>>
+endobj
+1016 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 250 null]>>
+endobj
+1017 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 233 null]>>
+endobj
+1018 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 215 null]>>
+endobj
+1019 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 199 null]>>
+endobj
+1020 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 159 182 null]>>
+endobj
+1021 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ 67 154 null]>>
+endobj
+1022 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 124 761 null]>>
+endobj
+1023 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 742 null]>>
+endobj
+1024 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 124 725 null]>>
+endobj
+1025 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 706 null]>>
+endobj
+1026 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 689 null]>>
+endobj
+1027 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 672 null]>>
+endobj
+1028 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 124 655 null]>>
+endobj
+1029 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 636 null]>>
+endobj
+1030 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 619 null]>>
+endobj
+1031 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 602 null]>>
+endobj
+1032 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 585 null]>>
+endobj
+1033 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 568 null]>>
+endobj
+1034 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 551 null]>>
+endobj
+1035 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 533 null]>>
+endobj
+1036 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 517 null]>>
+endobj
+1037 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 500 null]>>
+endobj
+1038 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 482 null]>>
+endobj
+1039 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 466 null]>>
+endobj
+1040 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 449 null]>>
+endobj
+1041 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 431 null]>>
+endobj
+1042 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 159 415 null]>>
+endobj
+1043 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ 67 387 null]>>
+endobj
+1044 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 258 503 null]>>
+endobj
+1045 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 74 105 null]>>
+endobj
+1046 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 558 436 null]>>
+endobj
+1047 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 22 436 null]>>
+endobj
+1048 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 258 503 null]>>
+endobj
+1049 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 715 null]>>
+endobj
+1050 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 703 null]>>
+endobj
+1051 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 691 null]>>
+endobj
+1052 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 679 null]>>
+endobj
+1053 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 667 null]>>
+endobj
+1054 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 655 null]>>
+endobj
+1055 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 643 null]>>
+endobj
+1056 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 631 null]>>
+endobj
+1057 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 619 null]>>
+endobj
+1058 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 607 null]>>
+endobj
+1059 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 595 null]>>
+endobj
+1060 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 583 null]>>
+endobj
+1061 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 571 null]>>
+endobj
+1062 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 559 null]>>
+endobj
+1063 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 547 null]>>
+endobj
+1064 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 535 null]>>
+endobj
+1065 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 523 null]>>
+endobj
+1066 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 511 null]>>
+endobj
+1067 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 499 null]>>
+endobj
+1068 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 487 null]>>
+endobj
+1069 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 475 null]>>
+endobj
+1070 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 463 null]>>
+endobj
+1071 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 451 null]>>
+endobj
+1072 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 439 null]>>
+endobj
+1073 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 427 null]>>
+endobj
+1074 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 415 null]>>
+endobj
+1075 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 403 null]>>
+endobj
+1076 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 391 null]>>
+endobj
+1077 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 379 null]>>
+endobj
+1078 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 367 null]>>
+endobj
+1079 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 355 null]>>
+endobj
+1080 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 343 null]>>
+endobj
+1081 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 331 null]>>
+endobj
+1082 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 319 null]>>
+endobj
+1083 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 307 null]>>
+endobj
+1084 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 295 null]>>
+endobj
+1085 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 283 null]>>
+endobj
+1086 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 271 null]>>
+endobj
+1087 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 259 null]>>
+endobj
+1088 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 247 null]>>
+endobj
+1089 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 235 null]>>
+endobj
+1090 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 223 null]>>
+endobj
+1091 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 211 null]>>
+endobj
+1092 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 199 null]>>
+endobj
+1093 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 187 null]>>
+endobj
+1094 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 175 null]>>
+endobj
+1095 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ 67 163 null]>>
+endobj
+1096 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 258 503 null]>>
+endobj
+1097 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 74 105 null]>>
+endobj
+1098 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 258 503 null]>>
+endobj
+1099 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 558 436 null]>>
+endobj
+1100 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 22 436 null]>>
+endobj
+1101 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 558 436 null]>>
+endobj
+1102 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 22 436 null]>>
+endobj
+1103 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 518 105 null]>>
+endobj
+1104 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 180 649 null]>>
+endobj
+1105 0 obj
+<</Type/Action/S/GoTo/D[128 0 R/XYZ 124 760 null]>>
+endobj
+1106 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 180 713 null]>>
+endobj
+1107 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 124 609 null]>>
+endobj
+1108 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 617 null]>>
+endobj
+1109 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 124 476 null]>>
+endobj
+1110 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 124 692 null]>>
+endobj
+1111 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 180 664 null]>>
+endobj
+1112 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 145 705 null]>>
+endobj
+1113 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 124 295 null]>>
+endobj
+1114 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 124 263 null]>>
+endobj
+1115 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 258 503 null]>>
+endobj
+1116 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 258 503 null]>>
+endobj
+1117 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 258 503 null]>>
+endobj
+1118 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 74 105 null]>>
+endobj
+1119 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 558 436 null]>>
+endobj
+1120 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 22 436 null]>>
+endobj
+1121 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ 258 503 null]>>
+endobj
+1122 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ null null null]>>
+endobj
+1123 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ null null null]>>
+endobj
+1124 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ null null null]>>
+endobj
+1125 0 obj
+<</Type/Action/S/GoTo/D[247 0 R/XYZ null null null]>>
+endobj
+1126 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ null null null]>>
+endobj
+1127 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ 124 664 null]>>
+endobj
+1128 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 124 263 null]>>
+endobj
+1129 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ 124 617 null]>>
+endobj
+1130 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ 124 609 null]>>
+endobj
+1131 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ 145 705 null]>>
+endobj
+1132 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 124 692 null]>>
+endobj
+1133 0 obj
+<</Type/Action/S/GoTo/D[128 0 R/XYZ 124 760 null]>>
+endobj
+1134 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 180 713 null]>>
+endobj
+1135 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ 180 664 null]>>
+endobj
+1136 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ 180 649 null]>>
+endobj
+1137 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ 124 295 null]>>
+endobj
+1138 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ 124 476 null]>>
+endobj
+1139 0 obj
+<</Type/Action/S/GoTo/D[636 0 R/XYZ null null null]>>
+endobj
+1140 0 obj
+<</Type/Action/S/GoTo/D[145 0 R/XYZ null null null]>>
+endobj
+1141 0 obj
+<</Type/Action/S/GoTo/D[153 0 R/XYZ null null null]>>
+endobj
+1142 0 obj
+<</Type/Action/S/GoTo/D[162 0 R/XYZ null null null]>>
+endobj
+1143 0 obj
+<</Type/Action/S/GoTo/D[171 0 R/XYZ null null null]>>
+endobj
+1144 0 obj
+<</Type/Action/S/GoTo/D[178 0 R/XYZ null null null]>>
+endobj
+1145 0 obj
+<</Type/Action/S/GoTo/D[187 0 R/XYZ null null null]>>
+endobj
+1146 0 obj
+<</Type/Action/S/GoTo/D[193 0 R/XYZ null null null]>>
+endobj
+1147 0 obj
+<</Type/Action/S/GoTo/D[199 0 R/XYZ null null null]>>
+endobj
+1148 0 obj
+<</Type/Action/S/GoTo/D[204 0 R/XYZ null null null]>>
+endobj
+1149 0 obj
+<</Type/Action/S/GoTo/D[208 0 R/XYZ null null null]>>
+endobj
+1150 0 obj
+<</Type/Action/S/GoTo/D[1 0 R/XYZ null null null]>>
+endobj
+1151 0 obj
+<</Type/Action/S/GoTo/D[212 0 R/XYZ null null null]>>
+endobj
+1152 0 obj
+<</Type/Action/S/GoTo/D[219 0 R/XYZ null null null]>>
+endobj
+1153 0 obj
+<</Type/Action/S/GoTo/D[227 0 R/XYZ null null null]>>
+endobj
+1154 0 obj
+<</Type/Action/S/GoTo/D[234 0 R/XYZ null null null]>>
+endobj
+1155 0 obj
+<</Type/Action/S/GoTo/D[241 0 R/XYZ null null null]>>
+endobj
+1156 0 obj
+<</Type/Action/S/GoTo/D[247 0 R/XYZ null null null]>>
+endobj
+1157 0 obj
+<</Type/Action/S/GoTo/D[255 0 R/XYZ null null null]>>
+endobj
+1158 0 obj
+<</Type/Action/S/GoTo/D[37 0 R/XYZ null null null]>>
+endobj
+1159 0 obj
+<</Type/Action/S/GoTo/D[63 0 R/XYZ null null null]>>
+endobj
+1160 0 obj
+<</Type/Action/S/GoTo/D[114 0 R/XYZ null null null]>>
+endobj
+1161 0 obj
+<</Type/Action/S/GoTo/D[122 0 R/XYZ null null null]>>
+endobj
+1162 0 obj
+<</Type/Action/S/GoTo/D[128 0 R/XYZ null null null]>>
+endobj
+1163 0 obj
+<</Type/Action/S/GoTo/D[132 0 R/XYZ null null null]>>
+endobj
+1164 0 obj
+<</Type/Action/S/GoTo/D[137 0 R/XYZ null null null]>>
+endobj
+xref
+0 1165
+0000000266 65535 f
+0000041810 00000 n
+0000042193 00000 n
+0000042342 00000 n
+0000042491 00000 n
+0000042640 00000 n
+0000042790 00000 n
+0000042939 00000 n
+0000043088 00000 n
+0000043237 00000 n
+0000043385 00000 n
+0000043535 00000 n
+0000043685 00000 n
+0000043834 00000 n
+0000043984 00000 n
+0000044134 00000 n
+0000044283 00000 n
+0000044433 00000 n
+0000044583 00000 n
+0000044732 00000 n
+0000044882 00000 n
+0000045032 00000 n
+0000045181 00000 n
+0000045331 00000 n
+0000045481 00000 n
+0000045630 00000 n
+0000045780 00000 n
+0000045930 00000 n
+0000046079 00000 n
+0000046229 00000 n
+0000046379 00000 n
+0000046528 00000 n
+0000046678 00000 n
+0000046828 00000 n
+0000046977 00000 n
+0000047130 00000 n
+0000047277 00000 n
+0000049331 00000 n
+0000049653 00000 n
+0000049804 00000 n
+0000049955 00000 n
+0000050106 00000 n
+0000050257 00000 n
+0000050409 00000 n
+0000050560 00000 n
+0000050711 00000 n
+0000050861 00000 n
+0000051012 00000 n
+0000051163 00000 n
+0000051313 00000 n
+0000051464 00000 n
+0000051615 00000 n
+0000051765 00000 n
+0000051916 00000 n
+0000052067 00000 n
+0000052217 00000 n
+0000052368 00000 n
+0000052519 00000 n
+0000052669 00000 n
+0000052820 00000 n
+0000052971 00000 n
+0000053127 00000 n
+0000053274 00000 n
+0000055152 00000 n
+0000055663 00000 n
+0000055813 00000 n
+0000055963 00000 n
+0000056113 00000 n
+0000056264 00000 n
+0000056415 00000 n
+0000056566 00000 n
+0000056717 00000 n
+0000056868 00000 n
+0000057019 00000 n
+0000057170 00000 n
+0000057321 00000 n
+0000057472 00000 n
+0000057623 00000 n
+0000057774 00000 n
+0000057925 00000 n
+0000058076 00000 n
+0000058227 00000 n
+0000058378 00000 n
+0000058529 00000 n
+0000058680 00000 n
+0000058831 00000 n
+0000058982 00000 n
+0000059133 00000 n
+0000059284 00000 n
+0000059435 00000 n
+0000059586 00000 n
+0000059737 00000 n
+0000059888 00000 n
+0000060038 00000 n
+0000060188 00000 n
+0000060338 00000 n
+0000060488 00000 n
+0000060639 00000 n
+0000060790 00000 n
+0000060941 00000 n
+0000061092 00000 n
+0000061244 00000 n
+0000061396 00000 n
+0000061548 00000 n
+0000061700 00000 n
+0000061852 00000 n
+0000062004 00000 n
+0000062156 00000 n
+0000062308 00000 n
+0000062460 00000 n
+0000062612 00000 n
+0000062763 00000 n
+0000062918 00000 n
+0000063066 00000 n
+0000065977 00000 n
+0000066149 00000 n
+0000066307 00000 n
+0000066477 00000 n
+0000068226 00000 n
+0000068282 00000 n
+0000068674 00000 n
+0000068871 00000 n
+0000069155 00000 n
+0000069343 00000 n
+0000069499 00000 n
+0000069653 00000 n
+0000069806 00000 n
+0000069954 00000 n
+0000073520 00000 n
+0000073692 00000 n
+0000073850 00000 n
+0000073987 00000 n
+0000077091 00000 n
+0000077271 00000 n
+0000077427 00000 n
+0000077579 00000 n
+0000077727 00000 n
+0000080542 00000 n
+0000080746 00000 n
+0000080904 00000 n
+0000081057 00000 n
+0000081210 00000 n
+0000081360 00000 n
+0000081513 00000 n
+0000081694 00000 n
+0000084888 00000 n
+0000085092 00000 n
+0000085248 00000 n
+0000085402 00000 n
+0000085556 00000 n
+0000085710 00000 n
+0000085864 00000 n
+0000086045 00000 n
+0000089516 00000 n
+0000089728 00000 n
+0000089886 00000 n
+0000090040 00000 n
+0000090193 00000 n
+0000090346 00000 n
+0000090499 00000 n
+0000090652 00000 n
+0000090822 00000 n
+0000094009 00000 n
+0000094221 00000 n
+0000094377 00000 n
+0000094530 00000 n
+0000094683 00000 n
+0000094837 00000 n
+0000094990 00000 n
+0000095143 00000 n
+0000095324 00000 n
+0000098602 00000 n
+0000098798 00000 n
+0000098956 00000 n
+0000099109 00000 n
+0000099262 00000 n
+0000099416 00000 n
+0000099586 00000 n
+0000102395 00000 n
+0000102607 00000 n
+0000102763 00000 n
+0000102917 00000 n
+0000103071 00000 n
+0000103225 00000 n
+0000103378 00000 n
+0000103531 00000 n
+0000103712 00000 n
+0000107256 00000 n
+0000107444 00000 n
+0000107602 00000 n
+0000107756 00000 n
+0000107909 00000 n
+0000108079 00000 n
+0000110752 00000 n
+0000110940 00000 n
+0000111096 00000 n
+0000111250 00000 n
+0000111403 00000 n
+0000111573 00000 n
+0000115555 00000 n
+0000115735 00000 n
+0000115893 00000 n
+0000116046 00000 n
+0000116216 00000 n
+0000118240 00000 n
+0000118412 00000 n
+0000118568 00000 n
+0000118705 00000 n
+0000121322 00000 n
+0000121494 00000 n
+0000121652 00000 n
+0000121789 00000 n
+0000124620 00000 n
+0000124816 00000 n
+0000124972 00000 n
+0000125125 00000 n
+0000125279 00000 n
+0000125432 00000 n
+0000125602 00000 n
+0000128492 00000 n
+0000128696 00000 n
+0000128854 00000 n
+0000129008 00000 n
+0000129162 00000 n
+0000129315 00000 n
+0000129468 00000 n
+0000129638 00000 n
+0000133274 00000 n
+0000133470 00000 n
+0000133626 00000 n
+0000133780 00000 n
+0000133933 00000 n
+0000134086 00000 n
+0000134256 00000 n
+0000137258 00000 n
+0000137454 00000 n
+0000137612 00000 n
+0000137765 00000 n
+0000137918 00000 n
+0000138071 00000 n
+0000138241 00000 n
+0000141605 00000 n
+0000141793 00000 n
+0000141949 00000 n
+0000142102 00000 n
+0000142256 00000 n
+0000142426 00000 n
+0000145031 00000 n
+0000145235 00000 n
+0000145393 00000 n
+0000145569 00000 n
+0000145722 00000 n
+0000145876 00000 n
+0000146029 00000 n
+0000146188 00000 n
+0000148104 00000 n
+0000148276 00000 n
+0000148426 00000 n
+0000148563 00000 n
+0000153888 00000 n
+0000154310 00000 n
+0000154634 00000 n
+0000157625 00000 n
+0000157794 00000 n
+0000158089 00000 n
+0000158357 00000 n
+0000000267 00001 f
+0000000268 00001 f
+0000000269 00001 f
+0000000270 00001 f
+0000000271 00001 f
+0000000272 00001 f
+0000000273 00001 f
+0000000274 00001 f
+0000000275 00001 f
+0000000276 00001 f
+0000000277 00001 f
+0000000278 00001 f
+0000000279 00001 f
+0000000280 00001 f
+0000000281 00001 f
+0000000282 00001 f
+0000000283 00001 f
+0000000284 00001 f
+0000000285 00001 f
+0000000286 00001 f
+0000000287 00001 f
+0000000288 00001 f
+0000000289 00001 f
+0000000290 00001 f
+0000000291 00001 f
+0000000292 00001 f
+0000000293 00001 f
+0000000294 00001 f
+0000000295 00001 f
+0000000296 00001 f
+0000000297 00001 f
+0000000298 00001 f
+0000000299 00001 f
+0000000300 00001 f
+0000000301 00001 f
+0000000302 00001 f
+0000000303 00001 f
+0000000304 00001 f
+0000000305 00001 f
+0000000306 00001 f
+0000000307 00001 f
+0000000308 00001 f
+0000000309 00001 f
+0000000310 00001 f
+0000000311 00001 f
+0000000312 00001 f
+0000000313 00001 f
+0000000314 00001 f
+0000000315 00001 f
+0000000316 00001 f
+0000000317 00001 f
+0000000318 00001 f
+0000000319 00001 f
+0000000320 00001 f
+0000000321 00001 f
+0000000322 00001 f
+0000000323 00001 f
+0000000324 00001 f
+0000000325 00001 f
+0000000326 00001 f
+0000000327 00001 f
+0000000328 00001 f
+0000000329 00001 f
+0000000330 00001 f
+0000000331 00001 f
+0000000332 00001 f
+0000000333 00001 f
+0000000334 00001 f
+0000000335 00001 f
+0000000336 00001 f
+0000000337 00001 f
+0000000338 00001 f
+0000000339 00001 f
+0000000340 00001 f
+0000000341 00001 f
+0000000342 00001 f
+0000000343 00001 f
+0000000344 00001 f
+0000000345 00001 f
+0000000346 00001 f
+0000000347 00001 f
+0000000348 00001 f
+0000000349 00001 f
+0000000350 00001 f
+0000000351 00001 f
+0000000352 00001 f
+0000000353 00001 f
+0000000354 00001 f
+0000000355 00001 f
+0000000356 00001 f
+0000000357 00001 f
+0000000358 00001 f
+0000000359 00001 f
+0000000360 00001 f
+0000000361 00001 f
+0000000362 00001 f
+0000000363 00001 f
+0000000364 00001 f
+0000000365 00001 f
+0000000366 00001 f
+0000000367 00001 f
+0000000368 00001 f
+0000000369 00001 f
+0000000370 00001 f
+0000000371 00001 f
+0000000372 00001 f
+0000000373 00001 f
+0000000374 00001 f
+0000000375 00001 f
+0000000376 00001 f
+0000000377 00001 f
+0000000378 00001 f
+0000000379 00001 f
+0000000380 00001 f
+0000000381 00001 f
+0000000382 00001 f
+0000000383 00001 f
+0000000384 00001 f
+0000000385 00001 f
+0000000386 00001 f
+0000000387 00001 f
+0000000388 00001 f
+0000000389 00001 f
+0000000390 00001 f
+0000000391 00001 f
+0000000392 00001 f
+0000000393 00001 f
+0000000394 00001 f
+0000000395 00001 f
+0000000396 00001 f
+0000000397 00001 f
+0000000398 00001 f
+0000000399 00001 f
+0000000400 00001 f
+0000000401 00001 f
+0000000402 00001 f
+0000000403 00001 f
+0000000404 00001 f
+0000000405 00001 f
+0000000406 00001 f
+0000000407 00001 f
+0000000408 00001 f
+0000000409 00001 f
+0000000410 00001 f
+0000000411 00001 f
+0000000412 00001 f
+0000000413 00001 f
+0000000414 00001 f
+0000000415 00001 f
+0000000416 00001 f
+0000000417 00001 f
+0000000418 00001 f
+0000000419 00001 f
+0000000420 00001 f
+0000000421 00001 f
+0000000422 00001 f
+0000000423 00001 f
+0000000424 00001 f
+0000000425 00001 f
+0000000426 00001 f
+0000000427 00001 f
+0000000428 00001 f
+0000000429 00001 f
+0000000430 00001 f
+0000000431 00001 f
+0000000432 00001 f
+0000000433 00001 f
+0000000434 00001 f
+0000000435 00001 f
+0000000436 00001 f
+0000000437 00001 f
+0000000438 00001 f
+0000000439 00001 f
+0000000440 00001 f
+0000000441 00001 f
+0000000442 00001 f
+0000000443 00001 f
+0000000444 00001 f
+0000000445 00001 f
+0000000446 00001 f
+0000000447 00001 f
+0000000448 00001 f
+0000000449 00001 f
+0000000450 00001 f
+0000000451 00001 f
+0000000452 00001 f
+0000000453 00001 f
+0000000454 00001 f
+0000000455 00001 f
+0000000456 00001 f
+0000000457 00001 f
+0000000458 00001 f
+0000000459 00001 f
+0000000460 00001 f
+0000000461 00001 f
+0000000462 00001 f
+0000000463 00001 f
+0000000464 00001 f
+0000000465 00001 f
+0000000466 00001 f
+0000000467 00001 f
+0000000468 00001 f
+0000000469 00001 f
+0000000470 00001 f
+0000000471 00001 f
+0000000472 00001 f
+0000000473 00001 f
+0000000474 00001 f
+0000000475 00001 f
+0000000476 00001 f
+0000000477 00001 f
+0000000478 00001 f
+0000000479 00001 f
+0000000480 00001 f
+0000000481 00001 f
+0000000482 00001 f
+0000000483 00001 f
+0000000484 00001 f
+0000000485 00001 f
+0000000486 00001 f
+0000000487 00001 f
+0000000488 00001 f
+0000000489 00001 f
+0000000490 00001 f
+0000000491 00001 f
+0000000492 00001 f
+0000000493 00001 f
+0000000494 00001 f
+0000000495 00001 f
+0000000496 00001 f
+0000000497 00001 f
+0000000498 00001 f
+0000000499 00001 f
+0000000500 00001 f
+0000000501 00001 f
+0000000502 00001 f
+0000000503 00001 f
+0000000504 00001 f
+0000000505 00001 f
+0000000506 00001 f
+0000000507 00001 f
+0000000508 00001 f
+0000000509 00001 f
+0000000510 00001 f
+0000000511 00001 f
+0000000512 00001 f
+0000000513 00001 f
+0000000514 00001 f
+0000000515 00001 f
+0000000516 00001 f
+0000000517 00001 f
+0000000518 00001 f
+0000000519 00001 f
+0000000520 00001 f
+0000000521 00001 f
+0000000522 00001 f
+0000000523 00001 f
+0000000524 00001 f
+0000000525 00001 f
+0000000526 00001 f
+0000000527 00001 f
+0000000528 00001 f
+0000000529 00001 f
+0000000530 00001 f
+0000000531 00001 f
+0000000532 00001 f
+0000000533 00001 f
+0000000534 00001 f
+0000000535 00001 f
+0000000536 00001 f
+0000000537 00001 f
+0000000538 00001 f
+0000000539 00001 f
+0000000540 00001 f
+0000000541 00001 f
+0000000542 00001 f
+0000000543 00001 f
+0000000544 00001 f
+0000000545 00001 f
+0000000546 00001 f
+0000000547 00001 f
+0000000548 00001 f
+0000000549 00001 f
+0000000550 00001 f
+0000000551 00001 f
+0000000552 00001 f
+0000000553 00001 f
+0000000554 00001 f
+0000000555 00001 f
+0000000556 00001 f
+0000000557 00001 f
+0000000558 00001 f
+0000000559 00001 f
+0000000560 00001 f
+0000000561 00001 f
+0000000562 00001 f
+0000000563 00001 f
+0000000564 00001 f
+0000000565 00001 f
+0000000566 00001 f
+0000000567 00001 f
+0000000568 00001 f
+0000000569 00001 f
+0000000570 00001 f
+0000000571 00001 f
+0000000572 00001 f
+0000000573 00001 f
+0000000574 00001 f
+0000000575 00001 f
+0000000576 00001 f
+0000000577 00001 f
+0000000578 00001 f
+0000000579 00001 f
+0000000580 00001 f
+0000000581 00001 f
+0000000582 00001 f
+0000000583 00001 f
+0000000584 00001 f
+0000000585 00001 f
+0000000586 00001 f
+0000000587 00001 f
+0000000588 00001 f
+0000000589 00001 f
+0000000590 00001 f
+0000000591 00001 f
+0000000592 00001 f
+0000000593 00001 f
+0000000594 00001 f
+0000000595 00001 f
+0000000596 00001 f
+0000000597 00001 f
+0000000598 00001 f
+0000000599 00001 f
+0000000600 00001 f
+0000000601 00001 f
+0000000602 00001 f
+0000000603 00001 f
+0000000604 00001 f
+0000000605 00001 f
+0000000606 00001 f
+0000000607 00001 f
+0000000608 00001 f
+0000000609 00001 f
+0000000610 00001 f
+0000000611 00001 f
+0000000612 00001 f
+0000000613 00001 f
+0000000614 00001 f
+0000000615 00001 f
+0000000616 00001 f
+0000000617 00001 f
+0000000618 00001 f
+0000000619 00001 f
+0000000620 00001 f
+0000000621 00001 f
+0000000622 00001 f
+0000000623 00001 f
+0000000624 00001 f
+0000000628 00001 f
+0000159700 00000 n
+0000159739 00000 n
+0000159765 00000 n
+0000000629 00001 f
+0000000630 00001 f
+0000000633 00001 f
+0000160017 00000 n
+0000163277 00000 n
+0000000759 00001 f
+0000000015 00000 n
+0000000237 00000 n
+0000000273 00000 n
+0000000453 00000 n
+0000000632 00000 n
+0000000790 00000 n
+0000000949 00000 n
+0000001550 00000 n
+0000001587 00000 n
+0000001665 00000 n
+0000001742 00000 n
+0000002268 00000 n
+0000004717 00000 n
+0000005243 00000 n
+0000005691 00000 n
+0000006146 00000 n
+0000006544 00000 n
+0000007035 00000 n
+0000007432 00000 n
+0000010124 00000 n
+0000014839 00000 n
+0000019113 00000 n
+0000023301 00000 n
+0000026517 00000 n
+0000026589 00000 n
+0000026702 00000 n
+0000026850 00000 n
+0000026984 00000 n
+0000027139 00000 n
+0000027278 00000 n
+0000027408 00000 n
+0000027567 00000 n
+0000027706 00000 n
+0000027836 00000 n
+0000027949 00000 n
+0000028096 00000 n
+0000028240 00000 n
+0000028350 00000 n
+0000028478 00000 n
+0000028644 00000 n
+0000028778 00000 n
+0000028946 00000 n
+0000029082 00000 n
+0000029272 00000 n
+0000029430 00000 n
+0000029606 00000 n
+0000029750 00000 n
+0000029940 00000 n
+0000030098 00000 n
+0000030258 00000 n
+0000030386 00000 n
+0000030548 00000 n
+0000030678 00000 n
+0000030840 00000 n
+0000030970 00000 n
+0000031164 00000 n
+0000031326 00000 n
+0000031520 00000 n
+0000031682 00000 n
+0000031862 00000 n
+0000032010 00000 n
+0000032168 00000 n
+0000032294 00000 n
+0000032458 00000 n
+0000032590 00000 n
+0000032744 00000 n
+0000032866 00000 n
+0000033040 00000 n
+0000033182 00000 n
+0000033344 00000 n
+0000033474 00000 n
+0000033628 00000 n
+0000033752 00000 n
+0000033910 00000 n
+0000034038 00000 n
+0000034198 00000 n
+0000034326 00000 n
+0000034486 00000 n
+0000034614 00000 n
+0000034776 00000 n
+0000034908 00000 n
+0000035068 00000 n
+0000035196 00000 n
+0000035350 00000 n
+0000035472 00000 n
+0000035628 00000 n
+0000035752 00000 n
+0000035903 00000 n
+0000036020 00000 n
+0000036179 00000 n
+0000036342 00000 n
+0000036486 00000 n
+0000036625 00000 n
+0000036764 00000 n
+0000036876 00000 n
+0000037040 00000 n
+0000037164 00000 n
+0000037276 00000 n
+0000037420 00000 n
+0000037602 00000 n
+0000037752 00000 n
+0000037926 00000 n
+0000038068 00000 n
+0000038246 00000 n
+0000038392 00000 n
+0000038578 00000 n
+0000038732 00000 n
+0000038906 00000 n
+0000039050 00000 n
+0000039230 00000 n
+0000039380 00000 n
+0000039564 00000 n
+0000039718 00000 n
+0000039914 00000 n
+0000040080 00000 n
+0000040258 00000 n
+0000040406 00000 n
+0000040594 00000 n
+0000040752 00000 n
+0000040926 00000 n
+0000041070 00000 n
+0000041264 00000 n
+0000041428 00000 n
+0000041570 00000 n
+0000041704 00000 n
+0000000000 00001 f
+0000164839 00000 n
+0000172404 00000 n
+0000172475 00000 n
+0000172526 00000 n
+0000172605 00000 n
+0000172656 00000 n
+0000172735 00000 n
+0000172786 00000 n
+0000172865 00000 n
+0000172916 00000 n
+0000172995 00000 n
+0000173046 00000 n
+0000173125 00000 n
+0000173176 00000 n
+0000173255 00000 n
+0000173306 00000 n
+0000173385 00000 n
+0000173436 00000 n
+0000173515 00000 n
+0000173566 00000 n
+0000173645 00000 n
+0000173696 00000 n
+0000173775 00000 n
+0000173826 00000 n
+0000173905 00000 n
+0000173956 00000 n
+0000174035 00000 n
+0000174086 00000 n
+0000174165 00000 n
+0000174216 00000 n
+0000174295 00000 n
+0000174346 00000 n
+0000174425 00000 n
+0000174476 00000 n
+0000174555 00000 n
+0000174606 00000 n
+0000174685 00000 n
+0000174736 00000 n
+0000174815 00000 n
+0000174866 00000 n
+0000174945 00000 n
+0000174996 00000 n
+0000175075 00000 n
+0000175126 00000 n
+0000175205 00000 n
+0000175256 00000 n
+0000175335 00000 n
+0000175386 00000 n
+0000175465 00000 n
+0000175516 00000 n
+0000175595 00000 n
+0000175646 00000 n
+0000175725 00000 n
+0000175776 00000 n
+0000175855 00000 n
+0000175924 00000 n
+0000175994 00000 n
+0000176065 00000 n
+0000176136 00000 n
+0000176204 00000 n
+0000176273 00000 n
+0000176341 00000 n
+0000176409 00000 n
+0000176478 00000 n
+0000176547 00000 n
+0000176616 00000 n
+0000176682 00000 n
+0000176747 00000 n
+0000176814 00000 n
+0000176880 00000 n
+0000176947 00000 n
+0000177015 00000 n
+0000177082 00000 n
+0000177148 00000 n
+0000177215 00000 n
+0000177281 00000 n
+0000177349 00000 n
+0000177416 00000 n
+0000177484 00000 n
+0000177551 00000 n
+0000177620 00000 n
+0000177688 00000 n
+0000177756 00000 n
+0000177825 00000 n
+0000177893 00000 n
+0000177960 00000 n
+0000178028 00000 n
+0000178097 00000 n
+0000178165 00000 n
+0000178233 00000 n
+0000178302 00000 n
+0000178370 00000 n
+0000178438 00000 n
+0000178507 00000 n
+0000178576 00000 n
+0000178645 00000 n
+0000178713 00000 n
+0000178782 00000 n
+0000178851 00000 n
+0000178919 00000 n
+0000178988 00000 n
+0000179057 00000 n
+0000179125 00000 n
+0000179194 00000 n
+0000179263 00000 n
+0000179331 00000 n
+0000179400 00000 n
+0000179469 00000 n
+0000179537 00000 n
+0000179606 00000 n
+0000179674 00000 n
+0000179743 00000 n
+0000179811 00000 n
+0000179880 00000 n
+0000179948 00000 n
+0000180017 00000 n
+0000180085 00000 n
+0000180154 00000 n
+0000180222 00000 n
+0000180291 00000 n
+0000180359 00000 n
+0000180428 00000 n
+0000180497 00000 n
+0000180565 00000 n
+0000180634 00000 n
+0000180703 00000 n
+0000180771 00000 n
+0000180840 00000 n
+0000180909 00000 n
+0000180977 00000 n
+0000181046 00000 n
+0000181114 00000 n
+0000181183 00000 n
+0000181252 00000 n
+0000181320 00000 n
+0000181389 00000 n
+0000181458 00000 n
+0000181526 00000 n
+0000181595 00000 n
+0000181663 00000 n
+0000181732 00000 n
+0000181801 00000 n
+0000181869 00000 n
+0000181938 00000 n
+0000182007 00000 n
+0000182075 00000 n
+0000182144 00000 n
+0000182213 00000 n
+0000182281 00000 n
+0000182350 00000 n
+0000182419 00000 n
+0000182487 00000 n
+0000182556 00000 n
+0000182625 00000 n
+0000182693 00000 n
+0000182762 00000 n
+0000182831 00000 n
+0000182899 00000 n
+0000182968 00000 n
+0000183037 00000 n
+0000183105 00000 n
+0000183173 00000 n
+0000183241 00000 n
+0000183310 00000 n
+0000183378 00000 n
+0000183446 00000 n
+0000183515 00000 n
+0000183583 00000 n
+0000183652 00000 n
+0000183720 00000 n
+0000183789 00000 n
+0000183857 00000 n
+0000183925 00000 n
+0000183994 00000 n
+0000184062 00000 n
+0000184131 00000 n
+0000184199 00000 n
+0000184268 00000 n
+0000184336 00000 n
+0000184405 00000 n
+0000184473 00000 n
+0000184542 00000 n
+0000184610 00000 n
+0000184679 00000 n
+0000184747 00000 n
+0000184816 00000 n
+0000184884 00000 n
+0000184953 00000 n
+0000185021 00000 n
+0000185090 00000 n
+0000185158 00000 n
+0000185227 00000 n
+0000185295 00000 n
+0000185364 00000 n
+0000185432 00000 n
+0000185501 00000 n
+0000185569 00000 n
+0000185638 00000 n
+0000185706 00000 n
+0000185775 00000 n
+0000185843 00000 n
+0000185912 00000 n
+0000185980 00000 n
+0000186048 00000 n
+0000186116 00000 n
+0000186184 00000 n
+0000186251 00000 n
+0000186320 00000 n
+0000186388 00000 n
+0000186456 00000 n
+0000186524 00000 n
+0000186592 00000 n
+0000186660 00000 n
+0000186728 00000 n
+0000186796 00000 n
+0000186865 00000 n
+0000186933 00000 n
+0000187002 00000 n
+0000187071 00000 n
+0000187139 00000 n
+0000187208 00000 n
+0000187275 00000 n
+0000187341 00000 n
+0000187408 00000 n
+0000187474 00000 n
+0000187542 00000 n
+0000187610 00000 n
+0000187677 00000 n
+0000187745 00000 n
+0000187812 00000 n
+0000187880 00000 n
+0000187946 00000 n
+0000188012 00000 n
+0000188079 00000 n
+0000188146 00000 n
+0000188213 00000 n
+0000188280 00000 n
+0000188347 00000 n
+0000188414 00000 n
+0000188481 00000 n
+0000188548 00000 n
+0000188616 00000 n
+0000188684 00000 n
+0000188752 00000 n
+0000188820 00000 n
+0000188888 00000 n
+0000188956 00000 n
+0000189024 00000 n
+0000189092 00000 n
+0000189160 00000 n
+0000189228 00000 n
+0000189296 00000 n
+0000189364 00000 n
+0000189432 00000 n
+0000189500 00000 n
+0000189568 00000 n
+0000189636 00000 n
+0000189704 00000 n
+0000189772 00000 n
+0000189840 00000 n
+0000189908 00000 n
+0000189976 00000 n
+0000190043 00000 n
+0000190112 00000 n
+0000190181 00000 n
+0000190250 00000 n
+0000190319 00000 n
+0000190388 00000 n
+0000190457 00000 n
+0000190526 00000 n
+0000190595 00000 n
+0000190664 00000 n
+0000190733 00000 n
+0000190802 00000 n
+0000190871 00000 n
+0000190940 00000 n
+0000191009 00000 n
+0000191078 00000 n
+0000191147 00000 n
+0000191216 00000 n
+0000191285 00000 n
+0000191354 00000 n
+0000191423 00000 n
+0000191492 00000 n
+0000191560 00000 n
+0000191629 00000 n
+0000191697 00000 n
+0000191766 00000 n
+0000191834 00000 n
+0000191903 00000 n
+0000191971 00000 n
+0000192039 00000 n
+0000192107 00000 n
+0000192175 00000 n
+0000192243 00000 n
+0000192311 00000 n
+0000192379 00000 n
+0000192447 00000 n
+0000192515 00000 n
+0000192583 00000 n
+0000192651 00000 n
+0000192719 00000 n
+0000192787 00000 n
+0000192855 00000 n
+0000192923 00000 n
+0000192991 00000 n
+0000193059 00000 n
+0000193127 00000 n
+0000193195 00000 n
+0000193263 00000 n
+0000193331 00000 n
+0000193399 00000 n
+0000193467 00000 n
+0000193535 00000 n
+0000193603 00000 n
+0000193671 00000 n
+0000193739 00000 n
+0000193807 00000 n
+0000193875 00000 n
+0000193943 00000 n
+0000194011 00000 n
+0000194079 00000 n
+0000194147 00000 n
+0000194215 00000 n
+0000194283 00000 n
+0000194351 00000 n
+0000194419 00000 n
+0000194487 00000 n
+0000194555 00000 n
+0000194623 00000 n
+0000194691 00000 n
+0000194759 00000 n
+0000194827 00000 n
+0000194895 00000 n
+0000194963 00000 n
+0000195031 00000 n
+0000195099 00000 n
+0000195169 00000 n
+0000195238 00000 n
+0000195308 00000 n
+0000195378 00000 n
+0000195447 00000 n
+0000195517 00000 n
+0000195586 00000 n
+0000195656 00000 n
+0000195726 00000 n
+0000195796 00000 n
+0000195866 00000 n
+0000195936 00000 n
+0000196006 00000 n
+0000196076 00000 n
+0000196146 00000 n
+0000196216 00000 n
+0000196286 00000 n
+0000196356 00000 n
+0000196426 00000 n
+0000196496 00000 n
+0000196566 00000 n
+0000196636 00000 n
+0000196705 00000 n
+0000196775 00000 n
+0000196844 00000 n
+0000196914 00000 n
+0000196986 00000 n
+0000197057 00000 n
+0000197128 00000 n
+0000197200 00000 n
+0000197272 00000 n
+0000197342 00000 n
+0000197412 00000 n
+0000197482 00000 n
+0000197552 00000 n
+0000197622 00000 n
+0000197692 00000 n
+0000197762 00000 n
+0000197832 00000 n
+0000197902 00000 n
+0000197972 00000 n
+0000198042 00000 n
+0000198112 00000 n
+0000198184 00000 n
+0000198256 00000 n
+0000198328 00000 n
+0000198400 00000 n
+0000198472 00000 n
+0000198544 00000 n
+0000198616 00000 n
+0000198688 00000 n
+0000198760 00000 n
+0000198832 00000 n
+0000198904 00000 n
+0000198974 00000 n
+0000199046 00000 n
+0000199118 00000 n
+0000199190 00000 n
+0000199262 00000 n
+0000199334 00000 n
+0000199406 00000 n
+0000199478 00000 n
+0000199549 00000 n
+0000199620 00000 n
+0000199692 00000 n
+0000199764 00000 n
+0000199836 00000 n
+0000199908 00000 n
+trailer
+<</Root 634 0 R/Info 632 0 R/ID[<16cc30b85c9152002254690c2ae4e7ef><55e4bea6243e9b44b4a63417bfa6f399>]/Size 1165>>
+startxref
+199980
+%%EOF

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Connectivity-line_128K.STmap
0,0 → 1,475
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Connectivity-line_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Connectivity-line_128K
PID=0418
FlashSize=0080 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0020 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Connectivity-line_256K.STmap
0,0 → 1,922
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Connectivity-line_256K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Connectivity-line_256K
PID=0418
FlashSize=0100 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0040 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Connectivity-line_64K.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Connectivity-line_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Connectivity-line_64K
PID=0418
FlashSize=0040 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0014 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_High-density_256K.STmap
0,0 → 1,923
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_High-density_256K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_High-density_256K
PID=0414
FlashSize=0100 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0030 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_High-density_384K.STmap
0,0 → 1,1370
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_High-density_384K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_High-density_384K
PID=0414
FlashSize=0180 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0040 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08040000
Size=00000800
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08040800
Size=00000800
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08041000
Size=00000800
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08041800
Size=00000800
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08042000
Size=00000800
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08042800
Size=00000800
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08043000
Size=00000800
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08043800
Size=00000800
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08044000
Size=00000800
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08044800
Size=00000800
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08045000
Size=00000800
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08045800
Size=00000800
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08046000
Size=00000800
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08046800
Size=00000800
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08047000
Size=00000800
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08047800
Size=00000800
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08048000
Size=00000800
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08048800
Size=00000800
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08049000
Size=00000800
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08049800
Size=00000800
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=0804A000
Size=00000800
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=0804A800
Size=00000800
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=0804B000
Size=00000800
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=0804B800
Size=00000800
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=0804C000
Size=00000800
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=0804C800
Size=00000800
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=0804D000
Size=00000800
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=0804D800
Size=00000800
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=0804E000
Size=00000800
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=0804E800
Size=00000800
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=0804F000
Size=00000800
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=0804F800
Size=00000800
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08050000
Size=00000800
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08050800
Size=00000800
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08051000
Size=00000800
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08051800
Size=00000800
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08052000
Size=00000800
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08052800
Size=00000800
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08053000
Size=00000800
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08053800
Size=00000800
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=08054000
Size=00000800
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=08054800
Size=00000800
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=08055000
Size=00000800
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=08055800
Size=00000800
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=08056000
Size=00000800
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=08056800
Size=00000800
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=08057000
Size=00000800
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=08057800
Size=00000800
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=08058000
Size=00000800
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=08058800
Size=00000800
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=08059000
Size=00000800
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=08059800
Size=00000800
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0805A000
Size=00000800
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0805A800
Size=00000800
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0805B000
Size=00000800
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0805B800
Size=00000800
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0805C000
Size=00000800
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0805C800
Size=00000800
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0805D000
Size=00000800
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0805D800
Size=00000800
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0805E000
Size=00000800
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0805E800
Size=00000800
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0805F000
Size=00000800
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0805F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_High-density_512K.STmap
0,0 → 1,1818
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_High-density_512K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_High-density_512K
PID=0414
FlashSize=0200 ;;ADDR_FLASH_SIZE=1FFFF7E0;
RAMSize=0040 ;;ADDR_RAM_SIZE =1FFFF7E2;
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08040000
Size=00000800
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08040800
Size=00000800
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08041000
Size=00000800
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08041800
Size=00000800
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08042000
Size=00000800
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08042800
Size=00000800
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08043000
Size=00000800
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08043800
Size=00000800
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08044000
Size=00000800
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08044800
Size=00000800
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08045000
Size=00000800
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08045800
Size=00000800
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08046000
Size=00000800
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08046800
Size=00000800
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08047000
Size=00000800
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08047800
Size=00000800
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08048000
Size=00000800
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08048800
Size=00000800
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08049000
Size=00000800
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08049800
Size=00000800
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=0804A000
Size=00000800
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=0804A800
Size=00000800
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=0804B000
Size=00000800
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=0804B800
Size=00000800
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=0804C000
Size=00000800
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=0804C800
Size=00000800
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=0804D000
Size=00000800
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=0804D800
Size=00000800
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=0804E000
Size=00000800
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=0804E800
Size=00000800
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=0804F000
Size=00000800
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=0804F800
Size=00000800
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08050000
Size=00000800
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08050800
Size=00000800
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08051000
Size=00000800
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08051800
Size=00000800
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08052000
Size=00000800
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08052800
Size=00000800
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08053000
Size=00000800
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08053800
Size=00000800
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=08054000
Size=00000800
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=08054800
Size=00000800
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=08055000
Size=00000800
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=08055800
Size=00000800
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=08056000
Size=00000800
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=08056800
Size=00000800
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=08057000
Size=00000800
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=08057800
Size=00000800
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=08058000
Size=00000800
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=08058800
Size=00000800
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=08059000
Size=00000800
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=08059800
Size=00000800
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0805A000
Size=00000800
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0805A800
Size=00000800
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0805B000
Size=00000800
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0805B800
Size=00000800
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0805C000
Size=00000800
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0805C800
Size=00000800
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0805D000
Size=00000800
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0805D800
Size=00000800
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0805E000
Size=00000800
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0805E800
Size=00000800
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0805F000
Size=00000800
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0805F800
Size=00000800
Type=111
UFO=111
[Page192]
Name=Page192
Index=C0
Address=08060000
Size=00000800
Type=111
UFO=111
[Page193]
Name=Page193
Index=C1
Address=08060800
Size=00000800
Type=111
UFO=111
[Page194]
Name=Page194
Index=C2
Address=08061000
Size=00000800
Type=111
UFO=111
[Page195]
Name=Page195
Index=C3
Address=08061800
Size=00000800
Type=111
UFO=111
[Page196]
Name=Page196
Index=C4
Address=08062000
Size=00000800
Type=111
UFO=111
[Page197]
Name=Page197
Index=C5
Address=08062800
Size=00000800
Type=111
UFO=111
[Page198]
Name=Page198
Index=C6
Address=08063000
Size=00000800
Type=111
UFO=111
[Page199]
Name=Page199
Index=C7
Address=08063800
Size=00000800
Type=111
UFO=111
[Page200]
Name=Page200
Index=C8
Address=08064000
Size=00000800
Type=111
UFO=111
[Page201]
Name=Page201
Index=C9
Address=08064800
Size=00000800
Type=111
UFO=111
[Page202]
Name=Page202
Index=CA
Address=08065000
Size=00000800
Type=111
UFO=111
[Page203]
Name=Page203
Index=CB
Address=08065800
Size=00000800
Type=111
UFO=111
[Page204]
Name=Page204
Index=CC
Address=08066000
Size=00000800
Type=111
UFO=111
[Page205]
Name=Page205
Index=CD
Address=08066800
Size=00000800
Type=111
UFO=111
[Page206]
Name=Page206
Index=CE
Address=08067000
Size=00000800
Type=111
UFO=111
[Page207]
Name=Page207
Index=CF
Address=08067800
Size=00000800
Type=111
UFO=111
[Page208]
Name=Page208
Index=D0
Address=08068000
Size=00000800
Type=111
UFO=111
[Page209]
Name=Page209
Index=D1
Address=08068800
Size=00000800
Type=111
UFO=111
[Page210]
Name=Page210
Index=D2
Address=08069000
Size=00000800
Type=111
UFO=111
[Page211]
Name=Page211
Index=D3
Address=08069800
Size=00000800
Type=111
UFO=111
[Page212]
Name=Page212
Index=D4
Address=0806A000
Size=00000800
Type=111
UFO=111
[Page213]
Name=Page213
Index=D5
Address=0806A800
Size=00000800
Type=111
UFO=111
[Page214]
Name=Page214
Index=D6
Address=0806B000
Size=00000800
Type=111
UFO=111
[Page215]
Name=Page215
Index=D7
Address=0806B800
Size=00000800
Type=111
UFO=111
[Page216]
Name=Page216
Index=D8
Address=0806C000
Size=00000800
Type=111
UFO=111
[Page217]
Name=Page217
Index=D9
Address=0806C800
Size=00000800
Type=111
UFO=111
[Page218]
Name=Page218
Index=DA
Address=0806D000
Size=00000800
Type=111
UFO=111
[Page219]
Name=Page219
Index=DB
Address=0806D800
Size=00000800
Type=111
UFO=111
[Page220]
Name=Page220
Index=DC
Address=0806E000
Size=00000800
Type=111
UFO=111
[Page221]
Name=Page221
Index=DD
Address=0806E800
Size=00000800
Type=111
UFO=111
[Page222]
Name=Page222
Index=DE
Address=0806F000
Size=00000800
Type=111
UFO=111
[Page223]
Name=Page223
Index=DF
Address=0806F800
Size=00000800
Type=111
UFO=111
[Page224]
Name=Page224
Index=E0
Address=08070000
Size=00000800
Type=111
UFO=111
[Page225]
Name=Page225
Index=E1
Address=08070800
Size=00000800
Type=111
UFO=111
[Page226]
Name=Page226
Index=E2
Address=08071000
Size=00000800
Type=111
UFO=111
[Page227]
Name=Page227
Index=E3
Address=08071800
Size=00000800
Type=111
UFO=111
[Page228]
Name=Page228
Index=E4
Address=08072000
Size=00000800
Type=111
UFO=111
[Page229]
Name=Page229
Index=E5
Address=08072800
Size=00000800
Type=111
UFO=111
[Page230]
Name=Page230
Index=E6
Address=08073000
Size=00000800
Type=111
UFO=111
[Page231]
Name=Page231
Index=E7
Address=08073800
Size=00000800
Type=111
UFO=111
[Page232]
Name=Page232
Index=E8
Address=08074000
Size=00000800
Type=111
UFO=111
[Page233]
Name=Page233
Index=E9
Address=08074800
Size=00000800
Type=111
UFO=111
[Page234]
Name=Page234
Index=EA
Address=08075000
Size=00000800
Type=111
UFO=111
[Page235]
Name=Page235
Index=EB
Address=08075800
Size=00000800
Type=111
UFO=111
[Page236]
Name=Page236
Index=EC
Address=08076000
Size=00000800
Type=111
UFO=111
[Page237]
Name=Page237
Index=ED
Address=08076800
Size=00000800
Type=111
UFO=111
[Page238]
Name=Page238
Index=EE
Address=08077000
Size=00000800
Type=111
UFO=111
[Page239]
Name=Page239
Index=EF
Address=08077800
Size=00000800
Type=111
UFO=111
[Page240]
Name=Page240
Index=F0
Address=08078000
Size=00000800
Type=111
UFO=111
[Page241]
Name=Page241
Index=F1
Address=08078800
Size=00000800
Type=111
UFO=111
[Page242]
Name=Page242
Index=F2
Address=08079000
Size=00000800
Type=111
UFO=111
[Page243]
Name=Page243
Index=F3
Address=08079800
Size=00000800
Type=111
UFO=111
[Page244]
Name=Page244
Index=F4
Address=0807A000
Size=00000800
Type=111
UFO=111
[Page245]
Name=Page245
Index=F5
Address=0807A800
Size=00000800
Type=111
UFO=111
[Page246]
Name=Page246
Index=F6
Address=0807B000
Size=00000800
Type=111
UFO=111
[Page247]
Name=Page247
Index=F7
Address=0807B800
Size=00000800
Type=111
UFO=111
[Page248]
Name=Page248
Index=F8
Address=0807C000
Size=00000800
Type=111
UFO=111
[Page249]
Name=Page249
Index=F9
Address=0807C800
Size=00000800
Type=111
UFO=111
[Page250]
Name=Page250
Index=FA
Address=0807D000
Size=00000800
Type=111
UFO=111
[Page251]
Name=Page251
Index=FB
Address=0807D800
Size=00000800
Type=111
UFO=111
[Page252]
Name=Page252
Index=FC
Address=0807E000
Size=00000800
Type=111
UFO=111
[Page253]
Name=Page253
Index=FD
Address=0807E800
Size=00000800
Type=111
UFO=111
[Page254]
Name=Page254
Index=FE
Address=0807F000
Size=00000800
Type=111
UFO=111
[Page255]
Name=Page255
Index=FF
Address=0807F800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Low-density_16K.STmap
0,0 → 1,140
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Low-density_16K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Low-density_16K
PID=0412
FlashSize=0010
RAMSize=0006
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Low-density_32K.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Low-density_32K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Low-density_32K
PID=0412
FlashSize=0020
RAMSize=000A
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Med-density-value_128K.STmap
0,0 → 1,923
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density-value_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density-value_128K
PID=0420
BID=1FFFF7D6
FlashSize=0080
RAMSize=0008
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08010000
Size=00000400
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08010400
Size=00000400
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08010800
Size=00000400
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08010C00
Size=00000400
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08011000
Size=00000400
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08011400
Size=00000400
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08011800
Size=00000400
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08011C00
Size=00000400
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08012000
Size=00000400
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08012400
Size=00000400
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08012800
Size=00000400
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08012C00
Size=00000400
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08013000
Size=00000400
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08013400
Size=00000400
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08013800
Size=00000400
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08013C00
Size=00000400
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08014000
Size=00000400
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08014400
Size=00000400
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08014800
Size=00000400
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08014C00
Size=00000400
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=08015000
Size=00000400
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=08015400
Size=00000400
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=08015800
Size=00000400
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=08015C00
Size=00000400
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=08016000
Size=00000400
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=08016400
Size=00000400
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=08016800
Size=00000400
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=08016C00
Size=00000400
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=08017000
Size=00000400
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=08017400
Size=00000400
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=08017800
Size=00000400
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=08017C00
Size=00000400
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08018000
Size=00000400
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08018400
Size=00000400
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08018800
Size=00000400
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08018C00
Size=00000400
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08019000
Size=00000400
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08019400
Size=00000400
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08019800
Size=00000400
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08019C00
Size=00000400
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=0801A000
Size=00000400
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=0801A400
Size=00000400
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=0801A800
Size=00000400
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=0801AC00
Size=00000400
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=0801B000
Size=00000400
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=0801B400
Size=00000400
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=0801B800
Size=00000400
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=0801BC00
Size=00000400
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=0801C000
Size=00000400
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=0801C400
Size=00000400
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=0801C800
Size=00000400
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=0801CC00
Size=00000400
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0801D000
Size=00000400
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0801D400
Size=00000400
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0801D800
Size=00000400
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0801DC00
Size=00000400
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0801E000
Size=00000400
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0801E400
Size=00000400
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0801E800
Size=00000400
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0801EC00
Size=00000400
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0801F000
Size=00000400
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0801F400
Size=00000400
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0801F800
Size=00000400
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0801FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Med-density-value_64K.STmap
0,0 → 1,475
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density-value_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density-value_64K
PID=0420
BID=1FFFF7D6
FlashSize=0040
RAMSize=0008
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Med-density_128K.STmap
0,0 → 1,922
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density_128K
PID=0410
FlashSize=0080
RAMSize=0014
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08010000
Size=00000400
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08010400
Size=00000400
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08010800
Size=00000400
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08010C00
Size=00000400
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08011000
Size=00000400
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08011400
Size=00000400
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08011800
Size=00000400
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08011C00
Size=00000400
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08012000
Size=00000400
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08012400
Size=00000400
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08012800
Size=00000400
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08012C00
Size=00000400
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08013000
Size=00000400
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08013400
Size=00000400
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08013800
Size=00000400
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08013C00
Size=00000400
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08014000
Size=00000400
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08014400
Size=00000400
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08014800
Size=00000400
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08014C00
Size=00000400
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=08015000
Size=00000400
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=08015400
Size=00000400
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=08015800
Size=00000400
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=08015C00
Size=00000400
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=08016000
Size=00000400
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=08016400
Size=00000400
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=08016800
Size=00000400
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=08016C00
Size=00000400
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=08017000
Size=00000400
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=08017400
Size=00000400
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=08017800
Size=00000400
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=08017C00
Size=00000400
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08018000
Size=00000400
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08018400
Size=00000400
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08018800
Size=00000400
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08018C00
Size=00000400
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08019000
Size=00000400
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08019400
Size=00000400
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08019800
Size=00000400
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08019C00
Size=00000400
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=0801A000
Size=00000400
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=0801A400
Size=00000400
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=0801A800
Size=00000400
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=0801AC00
Size=00000400
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=0801B000
Size=00000400
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=0801B400
Size=00000400
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=0801B800
Size=00000400
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=0801BC00
Size=00000400
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=0801C000
Size=00000400
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=0801C400
Size=00000400
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=0801C800
Size=00000400
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=0801CC00
Size=00000400
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0801D000
Size=00000400
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0801D400
Size=00000400
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0801D800
Size=00000400
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0801DC00
Size=00000400
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0801E000
Size=00000400
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0801E400
Size=00000400
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0801E800
Size=00000400
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0801EC00
Size=00000400
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0801F000
Size=00000400
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0801F400
Size=00000400
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0801F800
Size=00000400
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0801FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_Med-density_64K.STmap
0,0 → 1,474
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_Med-density_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_Med-density_64K.STmap
PID=0410
FlashSize=0040
RAMSize=0014
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector = 4
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_XL-density_1024K.STmap
0,0 → 1,3611
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_XL-density_1024K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_XL-density_1024K
PID=0430
BID=1FFFF7D6
FlashSize=0400
RAMSize=0060
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000800
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000800
Size=00000800
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08001000
Size=00000800
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08001800
Size=00000800
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08002000
Size=00000800
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08002800
Size=00000800
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08003000
Size=00000800
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08003800
Size=00000800
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08004000
Size=00000800
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08004800
Size=00000800
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08005000
Size=00000800
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08005800
Size=00000800
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08006000
Size=00000800
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08006800
Size=00000800
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08007000
Size=00000800
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08007800
Size=00000800
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08008000
Size=00000800
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08008800
Size=00000800
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08009000
Size=00000800
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08009800
Size=00000800
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=0800A000
Size=00000800
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=0800A800
Size=00000800
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=0800B000
Size=00000800
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=0800B800
Size=00000800
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=0800C000
Size=00000800
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=0800C800
Size=00000800
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=0800D000
Size=00000800
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=0800D800
Size=00000800
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=0800E000
Size=00000800
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=0800E800
Size=00000800
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=0800F000
Size=00000800
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=0800F800
Size=00000800
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08010000
Size=00000800
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08010800
Size=00000800
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08011000
Size=00000800
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08011800
Size=00000800
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08012000
Size=00000800
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08012800
Size=00000800
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08013000
Size=00000800
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08013800
Size=00000800
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=08014000
Size=00000800
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=08014800
Size=00000800
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=08015000
Size=00000800
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=08015800
Size=00000800
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=08016000
Size=00000800
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=08016800
Size=00000800
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=08017000
Size=00000800
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=08017800
Size=00000800
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=08018000
Size=00000800
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=08018800
Size=00000800
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=08019000
Size=00000800
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=08019800
Size=00000800
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0801A000
Size=00000800
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0801A800
Size=00000800
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0801B000
Size=00000800
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0801B800
Size=00000800
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0801C000
Size=00000800
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0801C800
Size=00000800
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0801D000
Size=00000800
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0801D800
Size=00000800
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0801E000
Size=00000800
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0801E800
Size=00000800
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0801F000
Size=00000800
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0801F800
Size=00000800
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08020000
Size=00000800
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08020800
Size=00000800
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08021000
Size=00000800
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08021800
Size=00000800
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08022000
Size=00000800
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08022800
Size=00000800
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08023000
Size=00000800
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08023800
Size=00000800
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08024000
Size=00000800
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08024800
Size=00000800
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08025000
Size=00000800
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08025800
Size=00000800
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08026000
Size=00000800
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08026800
Size=00000800
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08027000
Size=00000800
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08027800
Size=00000800
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08028000
Size=00000800
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08028800
Size=00000800
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08029000
Size=00000800
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08029800
Size=00000800
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=0802A000
Size=00000800
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=0802A800
Size=00000800
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=0802B000
Size=00000800
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=0802B800
Size=00000800
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=0802C000
Size=00000800
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=0802C800
Size=00000800
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=0802D000
Size=00000800
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=0802D800
Size=00000800
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=0802E000
Size=00000800
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=0802E800
Size=00000800
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=0802F000
Size=00000800
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=0802F800
Size=00000800
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08030000
Size=00000800
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08030800
Size=00000800
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08031000
Size=00000800
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08031800
Size=00000800
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08032000
Size=00000800
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08032800
Size=00000800
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08033000
Size=00000800
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08033800
Size=00000800
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=08034000
Size=00000800
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=08034800
Size=00000800
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=08035000
Size=00000800
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=08035800
Size=00000800
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=08036000
Size=00000800
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=08036800
Size=00000800
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=08037000
Size=00000800
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=08037800
Size=00000800
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=08038000
Size=00000800
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=08038800
Size=00000800
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=08039000
Size=00000800
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=08039800
Size=00000800
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0803A000
Size=00000800
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0803A800
Size=00000800
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0803B000
Size=00000800
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0803B800
Size=00000800
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0803C000
Size=00000800
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0803C800
Size=00000800
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0803D000
Size=00000800
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0803D800
Size=00000800
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0803E000
Size=00000800
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0803E800
Size=00000800
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0803F000
Size=00000800
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0803F800
Size=00000800
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08040000
Size=00000800
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08040800
Size=00000800
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08041000
Size=00000800
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08041800
Size=00000800
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08042000
Size=00000800
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08042800
Size=00000800
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08043000
Size=00000800
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08043800
Size=00000800
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08044000
Size=00000800
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08044800
Size=00000800
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08045000
Size=00000800
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08045800
Size=00000800
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08046000
Size=00000800
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08046800
Size=00000800
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08047000
Size=00000800
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08047800
Size=00000800
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08048000
Size=00000800
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08048800
Size=00000800
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08049000
Size=00000800
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08049800
Size=00000800
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=0804A000
Size=00000800
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=0804A800
Size=00000800
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=0804B000
Size=00000800
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=0804B800
Size=00000800
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=0804C000
Size=00000800
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=0804C800
Size=00000800
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=0804D000
Size=00000800
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=0804D800
Size=00000800
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=0804E000
Size=00000800
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=0804E800
Size=00000800
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=0804F000
Size=00000800
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=0804F800
Size=00000800
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08050000
Size=00000800
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08050800
Size=00000800
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08051000
Size=00000800
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08051800
Size=00000800
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08052000
Size=00000800
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08052800
Size=00000800
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08053000
Size=00000800
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08053800
Size=00000800
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=08054000
Size=00000800
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=08054800
Size=00000800
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=08055000
Size=00000800
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=08055800
Size=00000800
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=08056000
Size=00000800
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=08056800
Size=00000800
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=08057000
Size=00000800
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=08057800
Size=00000800
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=08058000
Size=00000800
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=08058800
Size=00000800
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=08059000
Size=00000800
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=08059800
Size=00000800
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0805A000
Size=00000800
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0805A800
Size=00000800
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0805B000
Size=00000800
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0805B800
Size=00000800
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0805C000
Size=00000800
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0805C800
Size=00000800
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0805D000
Size=00000800
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0805D800
Size=00000800
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0805E000
Size=00000800
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0805E800
Size=00000800
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0805F000
Size=00000800
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0805F800
Size=00000800
Type=111
UFO=111
[Page192]
Name=Page192
Index=C0
Address=08060000
Size=00000800
Type=111
UFO=111
[Page193]
Name=Page193
Index=C1
Address=08060800
Size=00000800
Type=111
UFO=111
[Page194]
Name=Page194
Index=C2
Address=08061000
Size=00000800
Type=111
UFO=111
[Page195]
Name=Page195
Index=C3
Address=08061800
Size=00000800
Type=111
UFO=111
[Page196]
Name=Page196
Index=C4
Address=08062000
Size=00000800
Type=111
UFO=111
[Page197]
Name=Page197
Index=C5
Address=08062800
Size=00000800
Type=111
UFO=111
[Page198]
Name=Page198
Index=C6
Address=08063000
Size=00000800
Type=111
UFO=111
[Page199]
Name=Page199
Index=C7
Address=08063800
Size=00000800
Type=111
UFO=111
[Page200]
Name=Page200
Index=C8
Address=08064000
Size=00000800
Type=111
UFO=111
[Page201]
Name=Page201
Index=C9
Address=08064800
Size=00000800
Type=111
UFO=111
[Page202]
Name=Page202
Index=CA
Address=08065000
Size=00000800
Type=111
UFO=111
[Page203]
Name=Page203
Index=CB
Address=08065800
Size=00000800
Type=111
UFO=111
[Page204]
Name=Page204
Index=CC
Address=08066000
Size=00000800
Type=111
UFO=111
[Page205]
Name=Page205
Index=CD
Address=08066800
Size=00000800
Type=111
UFO=111
[Page206]
Name=Page206
Index=CE
Address=08067000
Size=00000800
Type=111
UFO=111
[Page207]
Name=Page207
Index=CF
Address=08067800
Size=00000800
Type=111
UFO=111
[Page208]
Name=Page208
Index=D0
Address=08068000
Size=00000800
Type=111
UFO=111
[Page209]
Name=Page209
Index=D1
Address=08068800
Size=00000800
Type=111
UFO=111
[Page210]
Name=Page210
Index=D2
Address=08069000
Size=00000800
Type=111
UFO=111
[Page211]
Name=Page211
Index=D3
Address=08069800
Size=00000800
Type=111
UFO=111
[Page212]
Name=Page212
Index=D4
Address=0806A000
Size=00000800
Type=111
UFO=111
[Page213]
Name=Page213
Index=D5
Address=0806A800
Size=00000800
Type=111
UFO=111
[Page214]
Name=Page214
Index=D6
Address=0806B000
Size=00000800
Type=111
UFO=111
[Page215]
Name=Page215
Index=D7
Address=0806B800
Size=00000800
Type=111
UFO=111
[Page216]
Name=Page216
Index=D8
Address=0806C000
Size=00000800
Type=111
UFO=111
[Page217]
Name=Page217
Index=D9
Address=0806C800
Size=00000800
Type=111
UFO=111
[Page218]
Name=Page218
Index=DA
Address=0806D000
Size=00000800
Type=111
UFO=111
[Page219]
Name=Page219
Index=DB
Address=0806D800
Size=00000800
Type=111
UFO=111
[Page220]
Name=Page220
Index=DC
Address=0806E000
Size=00000800
Type=111
UFO=111
[Page221]
Name=Page221
Index=DD
Address=0806E800
Size=00000800
Type=111
UFO=111
[Page222]
Name=Page222
Index=DE
Address=0806F000
Size=00000800
Type=111
UFO=111
[Page223]
Name=Page223
Index=DF
Address=0806F800
Size=00000800
Type=111
UFO=111
[Page224]
Name=Page224
Index=E0
Address=08070000
Size=00000800
Type=111
UFO=111
[Page225]
Name=Page225
Index=E1
Address=08070800
Size=00000800
Type=111
UFO=111
[Page226]
Name=Page226
Index=E2
Address=08071000
Size=00000800
Type=111
UFO=111
[Page227]
Name=Page227
Index=E3
Address=08071800
Size=00000800
Type=111
UFO=111
[Page228]
Name=Page228
Index=E4
Address=08072000
Size=00000800
Type=111
UFO=111
[Page229]
Name=Page229
Index=E5
Address=08072800
Size=00000800
Type=111
UFO=111
[Page230]
Name=Page230
Index=E6
Address=08073000
Size=00000800
Type=111
UFO=111
[Page231]
Name=Page231
Index=E7
Address=08073800
Size=00000800
Type=111
UFO=111
[Page232]
Name=Page232
Index=E8
Address=08074000
Size=00000800
Type=111
UFO=111
[Page233]
Name=Page233
Index=E9
Address=08074800
Size=00000800
Type=111
UFO=111
[Page234]
Name=Page234
Index=EA
Address=08075000
Size=00000800
Type=111
UFO=111
[Page235]
Name=Page235
Index=EB
Address=08075800
Size=00000800
Type=111
UFO=111
[Page236]
Name=Page236
Index=EC
Address=08076000
Size=00000800
Type=111
UFO=111
[Page237]
Name=Page237
Index=ED
Address=08076800
Size=00000800
Type=111
UFO=111
[Page238]
Name=Page238
Index=EE
Address=08077000
Size=00000800
Type=111
UFO=111
[Page239]
Name=Page239
Index=EF
Address=08077800
Size=00000800
Type=111
UFO=111
[Page240]
Name=Page240
Index=F0
Address=08078000
Size=00000800
Type=111
UFO=111
[Page241]
Name=Page241
Index=F1
Address=08078800
Size=00000800
Type=111
UFO=111
[Page242]
Name=Page242
Index=F2
Address=08079000
Size=00000800
Type=111
UFO=111
[Page243]
Name=Page243
Index=F3
Address=08079800
Size=00000800
Type=111
UFO=111
[Page244]
Name=Page244
Index=F4
Address=0807A000
Size=00000800
Type=111
UFO=111
[Page245]
Name=Page245
Index=F5
Address=0807A800
Size=00000800
Type=111
UFO=111
[Page246]
Name=Page246
Index=F6
Address=0807B000
Size=00000800
Type=111
UFO=111
[Page247]
Name=Page247
Index=F7
Address=0807B800
Size=00000800
Type=111
UFO=111
[Page248]
Name=Page248
Index=F8
Address=0807C000
Size=00000800
Type=111
UFO=111
[Page249]
Name=Page249
Index=F9
Address=0807C800
Size=00000800
Type=111
UFO=111
[Page250]
Name=Page250
Index=FA
Address=0807D000
Size=00000800
Type=111
UFO=111
[Page251]
Name=Page251
Index=FB
Address=0807D800
Size=00000800
Type=111
UFO=111
[Page252]
Name=Page252
Index=FC
Address=0807E000
Size=00000800
Type=111
UFO=111
[Page253]
Name=Page253
Index=FD
Address=0807E800
Size=00000800
Type=111
UFO=111
[Page254]
Name=Page254
Index=FE
Address=0807F000
Size=00000800
Type=111
UFO=111
[Page255]
Name=Page255
Index=FF
Address=0807F800
Size=00000800
Type=111
UFO=111
[Page256]
Name=Page256
Index=100
Address=08080000
Size=00000800
Type=111
UFO=111
[Page257]
Name=Page257
Index=101
Address=08080800
Size=00000800
Type=111
UFO=111
[Page258]
Name=Page258
Index=102
Address=08081000
Size=00000800
Type=111
UFO=111
[Page259]
Name=Page259
Index=103
Address=08081800
Size=00000800
Type=111
UFO=111
[Page260]
Name=Page260
Index=104
Address=08082000
Size=00000800
Type=111
UFO=111
[Page261]
Name=Page261
Index=105
Address=08082800
Size=00000800
Type=111
UFO=111
[Page262]
Name=Page262
Index=106
Address=08083000
Size=00000800
Type=111
UFO=111
[Page263]
Name=Page263
Index=107
Address=08083800
Size=00000800
Type=111
UFO=111
[Page264]
Name=Page264
Index=108
Address=08084000
Size=00000800
Type=111
UFO=111
[Page265]
Name=Page265
Index=109
Address=08084800
Size=00000800
Type=111
UFO=111
[Page266]
Name=Page266
Index=10A
Address=08085000
Size=00000800
Type=111
UFO=111
[Page267]
Name=Page267
Index=10B
Address=08085800
Size=00000800
Type=111
UFO=111
[Page268]
Name=Page268
Index=10C
Address=08086000
Size=00000800
Type=111
UFO=111
[Page269]
Name=Page269
Index=10D
Address=08086800
Size=00000800
Type=111
UFO=111
[Page270]
Name=Page270
Index=10E
Address=08087000
Size=00000800
Type=111
UFO=111
[Page271]
Name=Page271
Index=10F
Address=08087800
Size=00000800
Type=111
UFO=111
[Page272]
Name=Page272
Index=110
Address=08088000
Size=00000800
Type=111
UFO=111
[Page273]
Name=Page273
Index=111
Address=08088800
Size=00000800
Type=111
UFO=111
[Page274]
Name=Page274
Index=112
Address=08089000
Size=00000800
Type=111
UFO=111
[Page275]
Name=Page275
Index=113
Address=08089800
Size=00000800
Type=111
UFO=111
[Page276]
Name=Page276
Index=114
Address=0808A000
Size=00000800
Type=111
UFO=111
[Page277]
Name=Page277
Index=115
Address=0808A800
Size=00000800
Type=111
UFO=111
[Page278]
Name=Page278
Index=116
Address=0808B000
Size=00000800
Type=111
UFO=111
[Page279]
Name=Page279
Index=117
Address=0808B800
Size=00000800
Type=111
UFO=111
[Page280]
Name=Page280
Index=118
Address=0808C000
Size=00000800
Type=111
UFO=111
[Page281]
Name=Page281
Index=119
Address=0808C800
Size=00000800
Type=111
UFO=111
[Page282]
Name=Page282
Index=11A
Address=0808D000
Size=00000800
Type=111
UFO=111
[Page283]
Name=Page283
Index=11B
Address=0808D800
Size=00000800
Type=111
UFO=111
[Page284]
Name=Page284
Index=11C
Address=0808E000
Size=00000800
Type=111
UFO=111
[Page285]
Name=Page285
Index=11D
Address=0808E800
Size=00000800
Type=111
UFO=111
[Page286]
Name=Page286
Index=11E
Address=0808F000
Size=00000800
Type=111
UFO=111
[Page287]
Name=Page287
Index=11F
Address=0808F800
Size=00000800
Type=111
UFO=111
[Page288]
Name=Page288
Index=120
Address=08090000
Size=00000800
Type=111
UFO=111
[Page289]
Name=Page289
Index=121
Address=08090800
Size=00000800
Type=111
UFO=111
[Page290]
Name=Page290
Index=122
Address=08091000
Size=00000800
Type=111
UFO=111
[Page291]
Name=Page291
Index=123
Address=08091800
Size=00000800
Type=111
UFO=111
[Page292]
Name=Page292
Index=124
Address=08092000
Size=00000800
Type=111
UFO=111
[Page293]
Name=Page293
Index=125
Address=08092800
Size=00000800
Type=111
UFO=111
[Page294]
Name=Page294
Index=126
Address=08093000
Size=00000800
Type=111
UFO=111
[Page295]
Name=Page295
Index=127
Address=08093800
Size=00000800
Type=111
UFO=111
[Page296]
Name=Page296
Index=128
Address=08094000
Size=00000800
Type=111
UFO=111
[Page297]
Name=Page297
Index=129
Address=08094800
Size=00000800
Type=111
UFO=111
[Page298]
Name=Page298
Index=12A
Address=08095000
Size=00000800
Type=111
UFO=111
[Page299]
Name=Page299
Index=12B
Address=08095800
Size=00000800
Type=111
UFO=111
[Page300]
Name=Page300
Index=12C
Address=08096000
Size=00000800
Type=111
UFO=111
[Page301]
Name=Page301
Index=12D
Address=08096800
Size=00000800
Type=111
UFO=111
[Page302]
Name=Page302
Index=12E
Address=08097000
Size=00000800
Type=111
UFO=111
[Page303]
Name=Page303
Index=12F
Address=08097800
Size=00000800
Type=111
UFO=111
[Page304]
Name=Page304
Index=130
Address=08098000
Size=00000800
Type=111
UFO=111
[Page305]
Name=Page305
Index=131
Address=08098800
Size=00000800
Type=111
UFO=111
[Page306]
Name=Page306
Index=132
Address=08099000
Size=00000800
Type=111
UFO=111
[Page307]
Name=Page307
Index=133
Address=08099800
Size=00000800
Type=111
UFO=111
[Page308]
Name=Page308
Index=134
Address=0809A000
Size=00000800
Type=111
UFO=111
[Page309]
Name=Page309
Index=135
Address=0809A800
Size=00000800
Type=111
UFO=111
[Page310]
Name=Page310
Index=136
Address=0809B000
Size=00000800
Type=111
UFO=111
[Page311]
Name=Page311
Index=137
Address=0809B800
Size=00000800
Type=111
UFO=111
[Page312]
Name=Page312
Index=138
Address=0809C000
Size=00000800
Type=111
UFO=111
[Page313]
Name=Page313
Index=139
Address=0809C800
Size=00000800
Type=111
UFO=111
[Page314]
Name=Page314
Index=13A
Address=0809D000
Size=00000800
Type=111
UFO=111
[Page315]
Name=Page315
Index=13B
Address=0809D800
Size=00000800
Type=111
UFO=111
[Page316]
Name=Page316
Index=13C
Address=0809E000
Size=00000800
Type=111
UFO=111
[Page317]
Name=Page317
Index=13D
Address=0809E800
Size=00000800
Type=111
UFO=111
[Page318]
Name=Page318
Index=13E
Address=0809F000
Size=00000800
Type=111
UFO=111
[Page319]
Name=Page319
Index=13F
Address=0809F800
Size=00000800
Type=111
UFO=111
[Page320]
Name=Page320
Index=140
Address=080A0000
Size=00000800
Type=111
UFO=111
[Page321]
Name=Page321
Index=141
Address=080A0800
Size=00000800
Type=111
UFO=111
[Page322]
Name=Page322
Index=142
Address=080A1000
Size=00000800
Type=111
UFO=111
[Page323]
Name=Page323
Index=143
Address=080A1800
Size=00000800
Type=111
UFO=111
[Page324]
Name=Page324
Index=144
Address=080A2000
Size=00000800
Type=111
UFO=111
[Page325]
Name=Page325
Index=145
Address=080A2800
Size=00000800
Type=111
UFO=111
[Page326]
Name=Page326
Index=146
Address=080A3000
Size=00000800
Type=111
UFO=111
[Page327]
Name=Page327
Index=147
Address=080A3800
Size=00000800
Type=111
UFO=111
[Page328]
Name=Page328
Index=148
Address=080A4000
Size=00000800
Type=111
UFO=111
[Page329]
Name=Page329
Index=149
Address=080A4800
Size=00000800
Type=111
UFO=111
[Page330]
Name=Page330
Index=14A
Address=080A5000
Size=00000800
Type=111
UFO=111
[Page331]
Name=Page331
Index=14B
Address=080A5800
Size=00000800
Type=111
UFO=111
[Page332]
Name=Page332
Index=14C
Address=080A6000
Size=00000800
Type=111
UFO=111
[Page333]
Name=Page333
Index=14D
Address=080A6800
Size=00000800
Type=111
UFO=111
[Page334]
Name=Page334
Index=14E
Address=080A7000
Size=00000800
Type=111
UFO=111
[Page335]
Name=Page335
Index=14F
Address=080A7800
Size=00000800
Type=111
UFO=111
[Page336]
Name=Page336
Index=150
Address=080A8000
Size=00000800
Type=111
UFO=111
[Page337]
Name=Page337
Index=151
Address=080A8800
Size=00000800
Type=111
UFO=111
[Page338]
Name=Page338
Index=152
Address=080A9000
Size=00000800
Type=111
UFO=111
[Page339]
Name=Page339
Index=153
Address=080A9800
Size=00000800
Type=111
UFO=111
[Page340]
Name=Page340
Index=154
Address=080AA000
Size=00000800
Type=111
UFO=111
[Page341]
Name=Page341
Index=155
Address=080AA800
Size=00000800
Type=111
UFO=111
[Page342]
Name=Page342
Index=156
Address=080AB000
Size=00000800
Type=111
UFO=111
[Page343]
Name=Page343
Index=157
Address=080AB800
Size=00000800
Type=111
UFO=111
[Page344]
Name=Page344
Index=158
Address=080AC000
Size=00000800
Type=111
UFO=111
[Page345]
Name=Page345
Index=159
Address=080AC800
Size=00000800
Type=111
UFO=111
[Page346]
Name=Page346
Index=15A
Address=080AD000
Size=00000800
Type=111
UFO=111
[Page347]
Name=Page347
Index=15B
Address=080AD800
Size=00000800
Type=111
UFO=111
[Page348]
Name=Page348
Index=15C
Address=080AE000
Size=00000800
Type=111
UFO=111
[Page349]
Name=Page349
Index=15D
Address=080AE800
Size=00000800
Type=111
UFO=111
[Page350]
Name=Page350
Index=15E
Address=080AF000
Size=00000800
Type=111
UFO=111
[Page351]
Name=Page351
Index=15F
Address=080AF800
Size=00000800
Type=111
UFO=111
[Page352]
Name=Page352
Index=160
Address=080B0000
Size=00000800
Type=111
UFO=111
[Page353]
Name=Page353
Index=161
Address=080B0800
Size=00000800
Type=111
UFO=111
[Page354]
Name=Page354
Index=162
Address=080B1000
Size=00000800
Type=111
UFO=111
[Page355]
Name=Page355
Index=163
Address=080B1800
Size=00000800
Type=111
UFO=111
[Page356]
Name=Page356
Index=164
Address=080B2000
Size=00000800
Type=111
UFO=111
[Page357]
Name=Page357
Index=165
Address=080B2800
Size=00000800
Type=111
UFO=111
[Page358]
Name=Page358
Index=166
Address=080B3000
Size=00000800
Type=111
UFO=111
[Page359]
Name=Page359
Index=167
Address=080B3800
Size=00000800
Type=111
UFO=111
[Page360]
Name=Page360
Index=168
Address=080B4000
Size=00000800
Type=111
UFO=111
[Page361]
Name=Page361
Index=169
Address=080B4800
Size=00000800
Type=111
UFO=111
[Page362]
Name=Page362
Index=16A
Address=080B5000
Size=00000800
Type=111
UFO=111
[Page363]
Name=Page363
Index=16B
Address=080B5800
Size=00000800
Type=111
UFO=111
[Page364]
Name=Page364
Index=16C
Address=080B6000
Size=00000800
Type=111
UFO=111
[Page365]
Name=Page365
Index=16D
Address=080B6800
Size=00000800
Type=111
UFO=111
[Page366]
Name=Page366
Index=16E
Address=080B7000
Size=00000800
Type=111
UFO=111
[Page367]
Name=Page367
Index=16F
Address=080B7800
Size=00000800
Type=111
UFO=111
[Page368]
Name=Page368
Index=170
Address=080B8000
Size=00000800
Type=111
UFO=111
[Page369]
Name=Page369
Index=171
Address=080B8800
Size=00000800
Type=111
UFO=111
[Page370]
Name=Page370
Index=172
Address=080B9000
Size=00000800
Type=111
UFO=111
[Page371]
Name=Page371
Index=173
Address=080B9800
Size=00000800
Type=111
UFO=111
[Page372]
Name=Page372
Index=174
Address=080BA000
Size=00000800
Type=111
UFO=111
[Page373]
Name=Page373
Index=175
Address=080BA800
Size=00000800
Type=111
UFO=111
[Page374]
Name=Page374
Index=176
Address=080BB000
Size=00000800
Type=111
UFO=111
[Page375]
Name=Page375
Index=177
Address=080BB800
Size=00000800
Type=111
UFO=111
[Page376]
Name=Page376
Index=178
Address=080BC000
Size=00000800
Type=111
UFO=111
[Page377]
Name=Page377
Index=179
Address=080BC800
Size=00000800
Type=111
UFO=111
[Page378]
Name=Page378
Index=17A
Address=080BD000
Size=00000800
Type=111
UFO=111
[Page379]
Name=Page379
Index=17B
Address=080BD800
Size=00000800
Type=111
UFO=111
[Page380]
Name=Page380
Index=17C
Address=080BE000
Size=00000800
Type=111
UFO=111
[Page381]
Name=Page381
Index=17D
Address=080BE800
Size=00000800
Type=111
UFO=111
[Page382]
Name=Page382
Index=17E
Address=080BF000
Size=00000800
Type=111
UFO=111
[Page383]
Name=Page383
Index=17F
Address=080BF800
Size=00000800
Type=111
UFO=111
[Page384]
Name=Page384
Index=180
Address=080C0000
Size=00000800
Type=111
UFO=111
[Page385]
Name=Page385
Index=181
Address=080C0800
Size=00000800
Type=111
UFO=111
[Page386]
Name=Page386
Index=182
Address=080C1000
Size=00000800
Type=111
UFO=111
[Page387]
Name=Page387
Index=183
Address=080C1800
Size=00000800
Type=111
UFO=111
[Page388]
Name=Page388
Index=184
Address=080C2000
Size=00000800
Type=111
UFO=111
[Page389]
Name=Page389
Index=185
Address=080C2800
Size=00000800
Type=111
UFO=111
[Page390]
Name=Page390
Index=186
Address=080C3000
Size=00000800
Type=111
UFO=111
[Page391]
Name=Page391
Index=187
Address=080C3800
Size=00000800
Type=111
UFO=111
[Page392]
Name=Page392
Index=188
Address=080C4000
Size=00000800
Type=111
UFO=111
[Page393]
Name=Page393
Index=189
Address=080C4800
Size=00000800
Type=111
UFO=111
[Page394]
Name=Page394
Index=18A
Address=080C5000
Size=00000800
Type=111
UFO=111
[Page395]
Name=Page395
Index=18B
Address=080C5800
Size=00000800
Type=111
UFO=111
[Page396]
Name=Page396
Index=18C
Address=080C6000
Size=00000800
Type=111
UFO=111
[Page397]
Name=Page397
Index=18D
Address=080C6800
Size=00000800
Type=111
UFO=111
[Page398]
Name=Page398
Index=18E
Address=080C7000
Size=00000800
Type=111
UFO=111
[Page399]
Name=Page399
Index=18F
Address=080C7800
Size=00000800
Type=111
UFO=111
[Page400]
Name=Page400
Index=190
Address=080C8000
Size=00000800
Type=111
UFO=111
[Page401]
Name=Page401
Index=191
Address=080C8800
Size=00000800
Type=111
UFO=111
[Page402]
Name=Page402
Index=192
Address=080C9000
Size=00000800
Type=111
UFO=111
[Page403]
Name=Page403
Index=193
Address=080C9800
Size=00000800
Type=111
UFO=111
[Page404]
Name=Page404
Index=194
Address=080CA000
Size=00000800
Type=111
UFO=111
[Page405]
Name=Page405
Index=195
Address=080CA800
Size=00000800
Type=111
UFO=111
[Page406]
Name=Page406
Index=196
Address=080CB000
Size=00000800
Type=111
UFO=111
[Page407]
Name=Page407
Index=197
Address=080CB800
Size=00000800
Type=111
UFO=111
[Page408]
Name=Page408
Index=198
Address=080CC000
Size=00000800
Type=111
UFO=111
[Page409]
Name=Page409
Index=199
Address=080CC800
Size=00000800
Type=111
UFO=111
[Page410]
Name=Page410
Index=19A
Address=080CD000
Size=00000800
Type=111
UFO=111
[Page411]
Name=Page411
Index=19B
Address=080CD800
Size=00000800
Type=111
UFO=111
[Page412]
Name=Page412
Index=19C
Address=080CE000
Size=00000800
Type=111
UFO=111
[Page413]
Name=Page413
Index=19D
Address=080CE800
Size=00000800
Type=111
UFO=111
[Page414]
Name=Page414
Index=19E
Address=080CF000
Size=00000800
Type=111
UFO=111
[Page415]
Name=Page415
Index=19F
Address=080CF800
Size=00000800
Type=111
UFO=111
[Page416]
Name=Page416
Index=1A0
Address=080D0000
Size=00000800
Type=111
UFO=111
[Page417]
Name=Page417
Index=1A1
Address=080D0800
Size=00000800
Type=111
UFO=111
[Page418]
Name=Page418
Index=1A2
Address=080D1000
Size=00000800
Type=111
UFO=111
[Page419]
Name=Page419
Index=1A3
Address=080D1800
Size=00000800
Type=111
UFO=111
[Page420]
Name=Page420
Index=1A4
Address=080D2000
Size=00000800
Type=111
UFO=111
[Page421]
Name=Page421
Index=1A5
Address=080D2800
Size=00000800
Type=111
UFO=111
[Page422]
Name=Page422
Index=1A6
Address=080D3000
Size=00000800
Type=111
UFO=111
[Page423]
Name=Page423
Index=1A7
Address=080D3800
Size=00000800
Type=111
UFO=111
[Page424]
Name=Page424
Index=1A8
Address=080D4000
Size=00000800
Type=111
UFO=111
[Page425]
Name=Page425
Index=1A9
Address=080D4800
Size=00000800
Type=111
UFO=111
[Page426]
Name=Page426
Index=1AA
Address=080D5000
Size=00000800
Type=111
UFO=111
[Page427]
Name=Page427
Index=1AB
Address=080D5800
Size=00000800
Type=111
UFO=111
[Page428]
Name=Page428
Index=1AC
Address=080D6000
Size=00000800
Type=111
UFO=111
[Page429]
Name=Page429
Index=1AD
Address=080D6800
Size=00000800
Type=111
UFO=111
[Page430]
Name=Page430
Index=1AE
Address=080D7000
Size=00000800
Type=111
UFO=111
[Page431]
Name=Page431
Index=1AF
Address=080D7800
Size=00000800
Type=111
UFO=111
[Page432]
Name=Page432
Index=1B0
Address=080D8000
Size=00000800
Type=111
UFO=111
[Page433]
Name=Page433
Index=1B1
Address=080D8800
Size=00000800
Type=111
UFO=111
[Page434]
Name=Page434
Index=1B2
Address=080D9000
Size=00000800
Type=111
UFO=111
[Page435]
Name=Page435
Index=1B3
Address=080D9800
Size=00000800
Type=111
UFO=111
[Page436]
Name=Page436
Index=1B4
Address=080DA000
Size=00000800
Type=111
UFO=111
[Page437]
Name=Page437
Index=1B5
Address=080DA800
Size=00000800
Type=111
UFO=111
[Page438]
Name=Page438
Index=1B6
Address=080DB000
Size=00000800
Type=111
UFO=111
[Page439]
Name=Page439
Index=1B7
Address=080DB800
Size=00000800
Type=111
UFO=111
[Page440]
Name=Page440
Index=1B8
Address=080DC000
Size=00000800
Type=111
UFO=111
[Page441]
Name=Page441
Index=1B9
Address=080DC800
Size=00000800
Type=111
UFO=111
[Page442]
Name=Page442
Index=1BA
Address=080DD000
Size=00000800
Type=111
UFO=111
[Page443]
Name=Page443
Index=1BB
Address=080DD800
Size=00000800
Type=111
UFO=111
[Page444]
Name=Page444
Index=1BC
Address=080DE000
Size=00000800
Type=111
UFO=111
[Page445]
Name=Page445
Index=1BD
Address=080DE800
Size=00000800
Type=111
UFO=111
[Page446]
Name=Page446
Index=1BE
Address=080DF000
Size=00000800
Type=111
UFO=111
[Page447]
Name=Page447
Index=1BF
Address=080DF800
Size=00000800
Type=111
UFO=111
[Page448]
Name=Page448
Index=1C0
Address=080E0000
Size=00000800
Type=111
UFO=111
[Page449]
Name=Page449
Index=1C1
Address=080E0800
Size=00000800
Type=111
UFO=111
[Page450]
Name=Page450
Index=1C2
Address=080E1000
Size=00000800
Type=111
UFO=111
[Page451]
Name=Page451
Index=1C3
Address=080E1800
Size=00000800
Type=111
UFO=111
[Page452]
Name=Page452
Index=1C4
Address=080E2000
Size=00000800
Type=111
UFO=111
[Page453]
Name=Page453
Index=1C5
Address=080E2800
Size=00000800
Type=111
UFO=111
[Page454]
Name=Page454
Index=1C6
Address=080E3000
Size=00000800
Type=111
UFO=111
[Page455]
Name=Page455
Index=1C7
Address=080E3800
Size=00000800
Type=111
UFO=111
[Page456]
Name=Page456
Index=1C8
Address=080E4000
Size=00000800
Type=111
UFO=111
[Page457]
Name=Page457
Index=1C9
Address=080E4800
Size=00000800
Type=111
UFO=111
[Page458]
Name=Page458
Index=1CA
Address=080E5000
Size=00000800
Type=111
UFO=111
[Page459]
Name=Page459
Index=1CB
Address=080E5800
Size=00000800
Type=111
UFO=111
[Page460]
Name=Page460
Index=1CC
Address=080E6000
Size=00000800
Type=111
UFO=111
[Page461]
Name=Page461
Index=1CD
Address=080E6800
Size=00000800
Type=111
UFO=111
[Page462]
Name=Page462
Index=1CE
Address=080E7000
Size=00000800
Type=111
UFO=111
[Page463]
Name=Page463
Index=1CF
Address=080E7800
Size=00000800
Type=111
UFO=111
[Page464]
Name=Page464
Index=1D0
Address=080E8000
Size=00000800
Type=111
UFO=111
[Page465]
Name=Page465
Index=1D1
Address=080E8800
Size=00000800
Type=111
UFO=111
[Page466]
Name=Page466
Index=1D2
Address=080E9000
Size=00000800
Type=111
UFO=111
[Page467]
Name=Page467
Index=1D3
Address=080E9800
Size=00000800
Type=111
UFO=111
[Page468]
Name=Page468
Index=1D4
Address=080EA000
Size=00000800
Type=111
UFO=111
[Page469]
Name=Page469
Index=1D5
Address=080EA800
Size=00000800
Type=111
UFO=111
[Page470]
Name=Page470
Index=1D6
Address=080EB000
Size=00000800
Type=111
UFO=111
[Page471]
Name=Page471
Index=1D7
Address=080EB800
Size=00000800
Type=111
UFO=111
[Page472]
Name=Page472
Index=1D8
Address=080EC000
Size=00000800
Type=111
UFO=111
[Page473]
Name=Page473
Index=1D9
Address=080EC800
Size=00000800
Type=111
UFO=111
[Page474]
Name=Page474
Index=1DA
Address=080ED000
Size=00000800
Type=111
UFO=111
[Page475]
Name=Page475
Index=1DB
Address=080ED800
Size=00000800
Type=111
UFO=111
[Page476]
Name=Page476
Index=1DC
Address=080EE000
Size=00000800
Type=111
UFO=111
[Page477]
Name=Page477
Index=1DD
Address=080EE800
Size=00000800
Type=111
UFO=111
[Page478]
Name=Page478
Index=1DE
Address=080EF000
Size=00000800
Type=111
UFO=111
[Page479]
Name=Page479
Index=1DF
Address=080EF800
Size=00000800
Type=111
UFO=111
[Page480]
Name=Page480
Index=1E0
Address=080F0000
Size=00000800
Type=111
UFO=111
[Page481]
Name=Page481
Index=1E1
Address=080F0800
Size=00000800
Type=111
UFO=111
[Page482]
Name=Page482
Index=1E2
Address=080F1000
Size=00000800
Type=111
UFO=111
[Page483]
Name=Page483
Index=1E3
Address=080F1800
Size=00000800
Type=111
UFO=111
[Page484]
Name=Page484
Index=1E4
Address=080F2000
Size=00000800
Type=111
UFO=111
[Page485]
Name=Page485
Index=1E5
Address=080F2800
Size=00000800
Type=111
UFO=111
[Page486]
Name=Page486
Index=1E6
Address=080F3000
Size=00000800
Type=111
UFO=111
[Page487]
Name=Page487
Index=1E7
Address=080F3800
Size=00000800
Type=111
UFO=111
[Page488]
Name=Page488
Index=1E8
Address=080F4000
Size=00000800
Type=111
UFO=111
[Page489]
Name=Page489
Index=1E9
Address=080F4800
Size=00000800
Type=111
UFO=111
[Page490]
Name=Page490
Index=1EA
Address=080F5000
Size=00000800
Type=111
UFO=111
[Page491]
Name=Page491
Index=1EB
Address=080F5800
Size=00000800
Type=111
UFO=111
[Page492]
Name=Page492
Index=1EC
Address=080F6000
Size=00000800
Type=111
UFO=111
[Page493]
Name=Page493
Index=1ED
Address=080F6800
Size=00000800
Type=111
UFO=111
[Page494]
Name=Page494
Index=1EE
Address=080F7000
Size=00000800
Type=111
UFO=111
[Page495]
Name=Page495
Index=1EF
Address=080F7800
Size=00000800
Type=111
UFO=111
[Page496]
Name=Page496
Index=1F0
Address=080F8000
Size=00000800
Type=111
UFO=111
[Page497]
Name=Page497
Index=1F1
Address=080F8800
Size=00000800
Type=111
UFO=111
[Page498]
Name=Page498
Index=1F2
Address=080F9000
Size=00000800
Type=111
UFO=111
[Page499]
Name=Page499
Index=1F3
Address=080F9800
Size=00000800
Type=111
UFO=111
[Page500]
Name=Page500
Index=1F4
Address=080FA000
Size=00000800
Type=111
UFO=111
[Page501]
Name=Page501
Index=1F5
Address=080FA800
Size=00000800
Type=111
UFO=111
[Page502]
Name=Page502
Index=1F6
Address=080FB000
Size=00000800
Type=111
UFO=111
[Page503]
Name=Page503
Index=1F7
Address=080FB800
Size=00000800
Type=111
UFO=111
[Page504]
Name=Page504
Index=1F8
Address=080FC000
Size=00000800
Type=111
UFO=111
[Page505]
Name=Page505
Index=1F9
Address=080FC800
Size=00000800
Type=111
UFO=111
[Page506]
Name=Page506
Index=1FA
Address=080FD000
Size=00000800
Type=111
UFO=111
[Page507]
Name=Page507
Index=1FB
Address=080FD800
Size=00000800
Type=111
UFO=111
[Page508]
Name=Page508
Index=1FC
Address=080FE000
Size=00000800
Type=111
UFO=111
[Page509]
Name=Page509
Index=1FD
Address=080FE800
Size=00000800
Type=111
UFO=111
[Page510]
Name=Page510
Index=1FE
Address=080FF000
Size=00000800
Type=111
UFO=111
[Page511]
Name=Page511
Index=1FF
Address=080FF800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM32_XL-density_768K.STmap
0,0 → 1,5403
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM32_XL-density_768K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM32_XL-density_768K
PID=0430
BID=1FFFF7D6
FlashSize=0300
RAMSize=0060
PacketSize=FF
ACKVAL=79
MAPNAME=Pages
PagesPerSector=2
family = 1;
[Page0]
Name=Page0
Index=00
Address=08000000
Size=00000400
Type=111
UFO=111
[Page1]
Name=Page1
Index=01
Address=08000400
Size=00000400
Type=111
UFO=111
[Page2]
Name=Page2
Index=02
Address=08000800
Size=00000400
Type=111
UFO=111
[Page3]
Name=Page3
Index=03
Address=08000C00
Size=00000400
Type=111
UFO=111
[Page4]
Name=Page4
Index=04
Address=08001000
Size=00000400
Type=111
UFO=111
[Page5]
Name=Page5
Index=05
Address=08001400
Size=00000400
Type=111
UFO=111
[Page6]
Name=Page6
Index=06
Address=08001800
Size=00000400
Type=111
UFO=111
[Page7]
Name=Page7
Index=07
Address=08001C00
Size=00000400
Type=111
UFO=111
[Page8]
Name=Page8
Index=08
Address=08002000
Size=00000400
Type=111
UFO=111
[Page9]
Name=Page9
Index=09
Address=08002400
Size=00000400
Type=111
UFO=111
[Page10]
Name=Page10
Index=0A
Address=08002800
Size=00000400
Type=111
UFO=111
[Page11]
Name=Page11
Index=0B
Address=08002C00
Size=00000400
Type=111
UFO=111
[Page12]
Name=Page12
Index=0C
Address=08003000
Size=00000400
Type=111
UFO=111
[Page13]
Name=Page13
Index=0D
Address=08003400
Size=00000400
Type=111
UFO=111
[Page14]
Name=Page14
Index=0E
Address=08003800
Size=00000400
Type=111
UFO=111
[Page15]
Name=Page15
Index=0F
Address=08003C00
Size=00000400
Type=111
UFO=111
[Page16]
Name=Page16
Index=10
Address=08004000
Size=00000400
Type=111
UFO=111
[Page17]
Name=Page17
Index=11
Address=08004400
Size=00000400
Type=111
UFO=111
[Page18]
Name=Page18
Index=12
Address=08004800
Size=00000400
Type=111
UFO=111
[Page19]
Name=Page19
Index=13
Address=08004C00
Size=00000400
Type=111
UFO=111
[Page20]
Name=Page20
Index=14
Address=08005000
Size=00000400
Type=111
UFO=111
[Page21]
Name=Page21
Index=15
Address=08005400
Size=00000400
Type=111
UFO=111
[Page22]
Name=Page22
Index=16
Address=08005800
Size=00000400
Type=111
UFO=111
[Page23]
Name=Page23
Index=17
Address=08005C00
Size=00000400
Type=111
UFO=111
[Page24]
Name=Page24
Index=18
Address=08006000
Size=00000400
Type=111
UFO=111
[Page25]
Name=Page25
Index=19
Address=08006400
Size=00000400
Type=111
UFO=111
[Page26]
Name=Page26
Index=1A
Address=08006800
Size=00000400
Type=111
UFO=111
[Page27]
Name=Page27
Index=1B
Address=08006C00
Size=00000400
Type=111
UFO=111
[Page28]
Name=Page28
Index=1C
Address=08007000
Size=00000400
Type=111
UFO=111
[Page29]
Name=Page29
Index=1D
Address=08007400
Size=00000400
Type=111
UFO=111
[Page30]
Name=Page30
Index=1E
Address=08007800
Size=00000400
Type=111
UFO=111
[Page31]
Name=Page31
Index=1F
Address=08007C00
Size=00000400
Type=111
UFO=111
[Page32]
Name=Page32
Index=20
Address=08008000
Size=00000400
Type=111
UFO=111
[Page33]
Name=Page33
Index=21
Address=08008400
Size=00000400
Type=111
UFO=111
[Page34]
Name=Page34
Index=22
Address=08008800
Size=00000400
Type=111
UFO=111
[Page35]
Name=Page35
Index=23
Address=08008C00
Size=00000400
Type=111
UFO=111
[Page36]
Name=Page36
Index=24
Address=08009000
Size=00000400
Type=111
UFO=111
[Page37]
Name=Page37
Index=25
Address=08009400
Size=00000400
Type=111
UFO=111
[Page38]
Name=Page38
Index=26
Address=08009800
Size=00000400
Type=111
UFO=111
[Page39]
Name=Page39
Index=27
Address=08009C00
Size=00000400
Type=111
UFO=111
[Page40]
Name=Page40
Index=28
Address=0800A000
Size=00000400
Type=111
UFO=111
[Page41]
Name=Page41
Index=29
Address=0800A400
Size=00000400
Type=111
UFO=111
[Page42]
Name=Page42
Index=2A
Address=0800A800
Size=00000400
Type=111
UFO=111
[Page43]
Name=Page43
Index=2B
Address=0800AC00
Size=00000400
Type=111
UFO=111
[Page44]
Name=Page44
Index=2C
Address=0800B000
Size=00000400
Type=111
UFO=111
[Page45]
Name=Page45
Index=2D
Address=0800B400
Size=00000400
Type=111
UFO=111
[Page46]
Name=Page46
Index=2E
Address=0800B800
Size=00000400
Type=111
UFO=111
[Page47]
Name=Page47
Index=2F
Address=0800BC00
Size=00000400
Type=111
UFO=111
[Page48]
Name=Page48
Index=30
Address=0800C000
Size=00000400
Type=111
UFO=111
[Page49]
Name=Page49
Index=31
Address=0800C400
Size=00000400
Type=111
UFO=111
[Page50]
Name=Page50
Index=32
Address=0800C800
Size=00000400
Type=111
UFO=111
[Page51]
Name=Page51
Index=33
Address=0800CC00
Size=00000400
Type=111
UFO=111
[Page52]
Name=Page52
Index=34
Address=0800D000
Size=00000400
Type=111
UFO=111
[Page53]
Name=Page53
Index=35
Address=0800D400
Size=00000400
Type=111
UFO=111
[Page54]
Name=Page54
Index=36
Address=0800D800
Size=00000400
Type=111
UFO=111
[Page55]
Name=Page55
Index=37
Address=0800DC00
Size=00000400
Type=111
UFO=111
[Page56]
Name=Page56
Index=38
Address=0800E000
Size=00000400
Type=111
UFO=111
[Page57]
Name=Page57
Index=39
Address=0800E400
Size=00000400
Type=111
UFO=111
[Page58]
Name=Page58
Index=3A
Address=0800E800
Size=00000400
Type=111
UFO=111
[Page59]
Name=Page59
Index=3B
Address=0800EC00
Size=00000400
Type=111
UFO=111
[Page60]
Name=Page60
Index=3C
Address=0800F000
Size=00000400
Type=111
UFO=111
[Page61]
Name=Page61
Index=3D
Address=0800F400
Size=00000400
Type=111
UFO=111
[Page62]
Name=Page62
Index=3E
Address=0800F800
Size=00000400
Type=111
UFO=111
[Page63]
Name=Page63
Index=3F
Address=0800FC00
Size=00000400
Type=111
UFO=111
[Page64]
Name=Page64
Index=40
Address=08010000
Size=00000400
Type=111
UFO=111
[Page65]
Name=Page65
Index=41
Address=08010400
Size=00000400
Type=111
UFO=111
[Page66]
Name=Page66
Index=42
Address=08010800
Size=00000400
Type=111
UFO=111
[Page67]
Name=Page67
Index=43
Address=08010C00
Size=00000400
Type=111
UFO=111
[Page68]
Name=Page68
Index=44
Address=08011000
Size=00000400
Type=111
UFO=111
[Page69]
Name=Page69
Index=45
Address=08011400
Size=00000400
Type=111
UFO=111
[Page70]
Name=Page70
Index=46
Address=08011800
Size=00000400
Type=111
UFO=111
[Page71]
Name=Page71
Index=47
Address=08011C00
Size=00000400
Type=111
UFO=111
[Page72]
Name=Page72
Index=48
Address=08012000
Size=00000400
Type=111
UFO=111
[Page73]
Name=Page73
Index=49
Address=08012400
Size=00000400
Type=111
UFO=111
[Page74]
Name=Page74
Index=4A
Address=08012800
Size=00000400
Type=111
UFO=111
[Page75]
Name=Page75
Index=4B
Address=08012C00
Size=00000400
Type=111
UFO=111
[Page76]
Name=Page76
Index=4C
Address=08013000
Size=00000400
Type=111
UFO=111
[Page77]
Name=Page77
Index=4D
Address=08013400
Size=00000400
Type=111
UFO=111
[Page78]
Name=Page78
Index=4E
Address=08013800
Size=00000400
Type=111
UFO=111
[Page79]
Name=Page79
Index=4F
Address=08013C00
Size=00000400
Type=111
UFO=111
[Page80]
Name=Page80
Index=50
Address=08014000
Size=00000400
Type=111
UFO=111
[Page81]
Name=Page81
Index=51
Address=08014400
Size=00000400
Type=111
UFO=111
[Page82]
Name=Page82
Index=52
Address=08014800
Size=00000400
Type=111
UFO=111
[Page83]
Name=Page83
Index=53
Address=08014C00
Size=00000400
Type=111
UFO=111
[Page84]
Name=Page84
Index=54
Address=08015000
Size=00000400
Type=111
UFO=111
[Page85]
Name=Page85
Index=55
Address=08015400
Size=00000400
Type=111
UFO=111
[Page86]
Name=Page86
Index=56
Address=08015800
Size=00000400
Type=111
UFO=111
[Page87]
Name=Page87
Index=57
Address=08015C00
Size=00000400
Type=111
UFO=111
[Page88]
Name=Page88
Index=58
Address=08016000
Size=00000400
Type=111
UFO=111
[Page89]
Name=Page89
Index=59
Address=08016400
Size=00000400
Type=111
UFO=111
[Page90]
Name=Page90
Index=5A
Address=08016800
Size=00000400
Type=111
UFO=111
[Page91]
Name=Page91
Index=5B
Address=08016C00
Size=00000400
Type=111
UFO=111
[Page92]
Name=Page92
Index=5C
Address=08017000
Size=00000400
Type=111
UFO=111
[Page93]
Name=Page93
Index=5D
Address=08017400
Size=00000400
Type=111
UFO=111
[Page94]
Name=Page94
Index=5E
Address=08017800
Size=00000400
Type=111
UFO=111
[Page95]
Name=Page95
Index=5F
Address=08017C00
Size=00000400
Type=111
UFO=111
[Page96]
Name=Page96
Index=60
Address=08018000
Size=00000400
Type=111
UFO=111
[Page97]
Name=Page97
Index=61
Address=08018400
Size=00000400
Type=111
UFO=111
[Page98]
Name=Page98
Index=62
Address=08018800
Size=00000400
Type=111
UFO=111
[Page99]
Name=Page99
Index=63
Address=08018C00
Size=00000400
Type=111
UFO=111
[Page100]
Name=Page100
Index=64
Address=08019000
Size=00000400
Type=111
UFO=111
[Page101]
Name=Page101
Index=65
Address=08019400
Size=00000400
Type=111
UFO=111
[Page102]
Name=Page102
Index=66
Address=08019800
Size=00000400
Type=111
UFO=111
[Page103]
Name=Page103
Index=67
Address=08019C00
Size=00000400
Type=111
UFO=111
[Page104]
Name=Page104
Index=68
Address=0801A000
Size=00000400
Type=111
UFO=111
[Page105]
Name=Page105
Index=69
Address=0801A400
Size=00000400
Type=111
UFO=111
[Page106]
Name=Page106
Index=6A
Address=0801A800
Size=00000400
Type=111
UFO=111
[Page107]
Name=Page107
Index=6B
Address=0801AC00
Size=00000400
Type=111
UFO=111
[Page108]
Name=Page108
Index=6C
Address=0801B000
Size=00000400
Type=111
UFO=111
[Page109]
Name=Page109
Index=6D
Address=0801B400
Size=00000400
Type=111
UFO=111
[Page110]
Name=Page110
Index=6E
Address=0801B800
Size=00000400
Type=111
UFO=111
[Page111]
Name=Page111
Index=6F
Address=0801BC00
Size=00000400
Type=111
UFO=111
[Page112]
Name=Page112
Index=70
Address=0801C000
Size=00000400
Type=111
UFO=111
[Page113]
Name=Page113
Index=71
Address=0801C400
Size=00000400
Type=111
UFO=111
[Page114]
Name=Page114
Index=72
Address=0801C800
Size=00000400
Type=111
UFO=111
[Page115]
Name=Page115
Index=73
Address=0801CC00
Size=00000400
Type=111
UFO=111
[Page116]
Name=Page116
Index=74
Address=0801D000
Size=00000400
Type=111
UFO=111
[Page117]
Name=Page117
Index=75
Address=0801D400
Size=00000400
Type=111
UFO=111
[Page118]
Name=Page118
Index=76
Address=0801D800
Size=00000400
Type=111
UFO=111
[Page119]
Name=Page119
Index=77
Address=0801DC00
Size=00000400
Type=111
UFO=111
[Page120]
Name=Page120
Index=78
Address=0801E000
Size=00000400
Type=111
UFO=111
[Page121]
Name=Page121
Index=79
Address=0801E400
Size=00000400
Type=111
UFO=111
[Page122]
Name=Page122
Index=7A
Address=0801E800
Size=00000400
Type=111
UFO=111
[Page123]
Name=Page123
Index=7B
Address=0801EC00
Size=00000400
Type=111
UFO=111
[Page124]
Name=Page124
Index=7C
Address=0801F000
Size=00000400
Type=111
UFO=111
[Page125]
Name=Page125
Index=7D
Address=0801F400
Size=00000400
Type=111
UFO=111
[Page126]
Name=Page126
Index=7E
Address=0801F800
Size=00000400
Type=111
UFO=111
[Page127]
Name=Page127
Index=7F
Address=0801FC00
Size=00000400
Type=111
UFO=111
[Page128]
Name=Page128
Index=80
Address=08020000
Size=00000400
Type=111
UFO=111
[Page129]
Name=Page129
Index=81
Address=08020400
Size=00000400
Type=111
UFO=111
[Page130]
Name=Page130
Index=82
Address=08020800
Size=00000400
Type=111
UFO=111
[Page131]
Name=Page131
Index=83
Address=08020C00
Size=00000400
Type=111
UFO=111
[Page132]
Name=Page132
Index=84
Address=08021000
Size=00000400
Type=111
UFO=111
[Page133]
Name=Page133
Index=85
Address=08021400
Size=00000400
Type=111
UFO=111
[Page134]
Name=Page134
Index=86
Address=08021800
Size=00000400
Type=111
UFO=111
[Page135]
Name=Page135
Index=87
Address=08021C00
Size=00000400
Type=111
UFO=111
[Page136]
Name=Page136
Index=88
Address=08022000
Size=00000400
Type=111
UFO=111
[Page137]
Name=Page137
Index=89
Address=08022400
Size=00000400
Type=111
UFO=111
[Page138]
Name=Page138
Index=8A
Address=08022800
Size=00000400
Type=111
UFO=111
[Page139]
Name=Page139
Index=8B
Address=08022C00
Size=00000400
Type=111
UFO=111
[Page140]
Name=Page140
Index=8C
Address=08023000
Size=00000400
Type=111
UFO=111
[Page141]
Name=Page141
Index=8D
Address=08023400
Size=00000400
Type=111
UFO=111
[Page142]
Name=Page142
Index=8E
Address=08023800
Size=00000400
Type=111
UFO=111
[Page143]
Name=Page143
Index=8F
Address=08023C00
Size=00000400
Type=111
UFO=111
[Page144]
Name=Page144
Index=90
Address=08024000
Size=00000400
Type=111
UFO=111
[Page145]
Name=Page145
Index=91
Address=08024400
Size=00000400
Type=111
UFO=111
[Page146]
Name=Page146
Index=92
Address=08024800
Size=00000400
Type=111
UFO=111
[Page147]
Name=Page147
Index=93
Address=08024C00
Size=00000400
Type=111
UFO=111
[Page148]
Name=Page148
Index=94
Address=08025000
Size=00000400
Type=111
UFO=111
[Page149]
Name=Page149
Index=95
Address=08025400
Size=00000400
Type=111
UFO=111
[Page150]
Name=Page150
Index=96
Address=08025800
Size=00000400
Type=111
UFO=111
[Page151]
Name=Page151
Index=97
Address=08025C00
Size=00000400
Type=111
UFO=111
[Page152]
Name=Page152
Index=98
Address=08026000
Size=00000400
Type=111
UFO=111
[Page153]
Name=Page153
Index=99
Address=08026400
Size=00000400
Type=111
UFO=111
[Page154]
Name=Page154
Index=9A
Address=08026800
Size=00000400
Type=111
UFO=111
[Page155]
Name=Page155
Index=9B
Address=08026C00
Size=00000400
Type=111
UFO=111
[Page156]
Name=Page156
Index=9C
Address=08027000
Size=00000400
Type=111
UFO=111
[Page157]
Name=Page157
Index=9D
Address=08027400
Size=00000400
Type=111
UFO=111
[Page158]
Name=Page158
Index=9E
Address=08027800
Size=00000400
Type=111
UFO=111
[Page159]
Name=Page159
Index=9F
Address=08027C00
Size=00000400
Type=111
UFO=111
[Page160]
Name=Page160
Index=A0
Address=08028000
Size=00000400
Type=111
UFO=111
[Page161]
Name=Page161
Index=A1
Address=08028400
Size=00000400
Type=111
UFO=111
[Page162]
Name=Page162
Index=A2
Address=08028800
Size=00000400
Type=111
UFO=111
[Page163]
Name=Page163
Index=A3
Address=08028C00
Size=00000400
Type=111
UFO=111
[Page164]
Name=Page164
Index=A4
Address=08029000
Size=00000400
Type=111
UFO=111
[Page165]
Name=Page165
Index=A5
Address=08029400
Size=00000400
Type=111
UFO=111
[Page166]
Name=Page166
Index=A6
Address=08029800
Size=00000400
Type=111
UFO=111
[Page167]
Name=Page167
Index=A7
Address=08029C00
Size=00000400
Type=111
UFO=111
[Page168]
Name=Page168
Index=A8
Address=0802A000
Size=00000400
Type=111
UFO=111
[Page169]
Name=Page169
Index=A9
Address=0802A400
Size=00000400
Type=111
UFO=111
[Page170]
Name=Page170
Index=AA
Address=0802A800
Size=00000400
Type=111
UFO=111
[Page171]
Name=Page171
Index=AB
Address=0802AC00
Size=00000400
Type=111
UFO=111
[Page172]
Name=Page172
Index=AC
Address=0802B000
Size=00000400
Type=111
UFO=111
[Page173]
Name=Page173
Index=AD
Address=0802B400
Size=00000400
Type=111
UFO=111
[Page174]
Name=Page174
Index=AE
Address=0802B800
Size=00000400
Type=111
UFO=111
[Page175]
Name=Page175
Index=AF
Address=0802BC00
Size=00000400
Type=111
UFO=111
[Page176]
Name=Page176
Index=B0
Address=0802C000
Size=00000400
Type=111
UFO=111
[Page177]
Name=Page177
Index=B1
Address=0802C400
Size=00000400
Type=111
UFO=111
[Page178]
Name=Page178
Index=B2
Address=0802C800
Size=00000400
Type=111
UFO=111
[Page179]
Name=Page179
Index=B3
Address=0802CC00
Size=00000400
Type=111
UFO=111
[Page180]
Name=Page180
Index=B4
Address=0802D000
Size=00000400
Type=111
UFO=111
[Page181]
Name=Page181
Index=B5
Address=0802D400
Size=00000400
Type=111
UFO=111
[Page182]
Name=Page182
Index=B6
Address=0802D800
Size=00000400
Type=111
UFO=111
[Page183]
Name=Page183
Index=B7
Address=0802DC00
Size=00000400
Type=111
UFO=111
[Page184]
Name=Page184
Index=B8
Address=0802E000
Size=00000400
Type=111
UFO=111
[Page185]
Name=Page185
Index=B9
Address=0802E400
Size=00000400
Type=111
UFO=111
[Page186]
Name=Page186
Index=BA
Address=0802E800
Size=00000400
Type=111
UFO=111
[Page187]
Name=Page187
Index=BB
Address=0802EC00
Size=00000400
Type=111
UFO=111
[Page188]
Name=Page188
Index=BC
Address=0802F000
Size=00000400
Type=111
UFO=111
[Page189]
Name=Page189
Index=BD
Address=0802F400
Size=00000400
Type=111
UFO=111
[Page190]
Name=Page190
Index=BE
Address=0802F800
Size=00000400
Type=111
UFO=111
[Page191]
Name=Page191
Index=BF
Address=0802FC00
Size=00000400
Type=111
UFO=111
[Page192]
Name=Page192
Index=C0
Address=08030000
Size=00000400
Type=111
UFO=111
[Page193]
Name=Page193
Index=C1
Address=08030400
Size=00000400
Type=111
UFO=111
[Page194]
Name=Page194
Index=C2
Address=08030800
Size=00000400
Type=111
UFO=111
[Page195]
Name=Page195
Index=C3
Address=08030C00
Size=00000400
Type=111
UFO=111
[Page196]
Name=Page196
Index=C4
Address=08031000
Size=00000400
Type=111
UFO=111
[Page197]
Name=Page197
Index=C5
Address=08031400
Size=00000400
Type=111
UFO=111
[Page198]
Name=Page198
Index=C6
Address=08031800
Size=00000400
Type=111
UFO=111
[Page199]
Name=Page199
Index=C7
Address=08031C00
Size=00000400
Type=111
UFO=111
[Page200]
Name=Page200
Index=C8
Address=08032000
Size=00000400
Type=111
UFO=111
[Page201]
Name=Page201
Index=C9
Address=08032400
Size=00000400
Type=111
UFO=111
[Page202]
Name=Page202
Index=CA
Address=08032800
Size=00000400
Type=111
UFO=111
[Page203]
Name=Page203
Index=CB
Address=08032C00
Size=00000400
Type=111
UFO=111
[Page204]
Name=Page204
Index=CC
Address=08033000
Size=00000400
Type=111
UFO=111
[Page205]
Name=Page205
Index=CD
Address=08033400
Size=00000400
Type=111
UFO=111
[Page206]
Name=Page206
Index=CE
Address=08033800
Size=00000400
Type=111
UFO=111
[Page207]
Name=Page207
Index=CF
Address=08033C00
Size=00000400
Type=111
UFO=111
[Page208]
Name=Page208
Index=D0
Address=08034000
Size=00000400
Type=111
UFO=111
[Page209]
Name=Page209
Index=D1
Address=08034400
Size=00000400
Type=111
UFO=111
[Page210]
Name=Page210
Index=D2
Address=08034800
Size=00000400
Type=111
UFO=111
[Page211]
Name=Page211
Index=D3
Address=08034C00
Size=00000400
Type=111
UFO=111
[Page212]
Name=Page212
Index=D4
Address=08035000
Size=00000400
Type=111
UFO=111
[Page213]
Name=Page213
Index=D5
Address=08035400
Size=00000400
Type=111
UFO=111
[Page214]
Name=Page214
Index=D6
Address=08035800
Size=00000400
Type=111
UFO=111
[Page215]
Name=Page215
Index=D7
Address=08035C00
Size=00000400
Type=111
UFO=111
[Page216]
Name=Page216
Index=D8
Address=08036000
Size=00000400
Type=111
UFO=111
[Page217]
Name=Page217
Index=D9
Address=08036400
Size=00000400
Type=111
UFO=111
[Page218]
Name=Page218
Index=DA
Address=08036800
Size=00000400
Type=111
UFO=111
[Page219]
Name=Page219
Index=DB
Address=08036C00
Size=00000400
Type=111
UFO=111
[Page220]
Name=Page220
Index=DC
Address=08037000
Size=00000400
Type=111
UFO=111
[Page221]
Name=Page221
Index=DD
Address=08037400
Size=00000400
Type=111
UFO=111
[Page222]
Name=Page222
Index=DE
Address=08037800
Size=00000400
Type=111
UFO=111
[Page223]
Name=Page223
Index=DF
Address=08037C00
Size=00000400
Type=111
UFO=111
[Page224]
Name=Page224
Index=E0
Address=08038000
Size=00000400
Type=111
UFO=111
[Page225]
Name=Page225
Index=E1
Address=08038400
Size=00000400
Type=111
UFO=111
[Page226]
Name=Page226
Index=E2
Address=08038800
Size=00000400
Type=111
UFO=111
[Page227]
Name=Page227
Index=E3
Address=08038C00
Size=00000400
Type=111
UFO=111
[Page228]
Name=Page228
Index=E4
Address=08039000
Size=00000400
Type=111
UFO=111
[Page229]
Name=Page229
Index=E5
Address=08039400
Size=00000400
Type=111
UFO=111
[Page230]
Name=Page230
Index=E6
Address=08039800
Size=00000400
Type=111
UFO=111
[Page231]
Name=Page231
Index=E7
Address=08039C00
Size=00000400
Type=111
UFO=111
[Page232]
Name=Page232
Index=E8
Address=0803A000
Size=00000400
Type=111
UFO=111
[Page233]
Name=Page233
Index=E9
Address=0803A400
Size=00000400
Type=111
UFO=111
[Page234]
Name=Page234
Index=EA
Address=0803A800
Size=00000400
Type=111
UFO=111
[Page235]
Name=Page235
Index=EB
Address=0803AC00
Size=00000400
Type=111
UFO=111
[Page236]
Name=Page236
Index=EC
Address=0803B000
Size=00000400
Type=111
UFO=111
[Page237]
Name=Page237
Index=ED
Address=0803B400
Size=00000400
Type=111
UFO=111
[Page238]
Name=Page238
Index=EE
Address=0803B800
Size=00000400
Type=111
UFO=111
[Page239]
Name=Page239
Index=EF
Address=0803BC00
Size=00000400
Type=111
UFO=111
[Page240]
Name=Page240
Index=F0
Address=0803C000
Size=00000400
Type=111
UFO=111
[Page241]
Name=Page241
Index=F1
Address=0803C400
Size=00000400
Type=111
UFO=111
[Page242]
Name=Page242
Index=F2
Address=0803C800
Size=00000400
Type=111
UFO=111
[Page243]
Name=Page243
Index=F3
Address=0803CC00
Size=00000400
Type=111
UFO=111
[Page244]
Name=Page244
Index=F4
Address=0803D000
Size=00000400
Type=111
UFO=111
[Page245]
Name=Page245
Index=F5
Address=0803D400
Size=00000400
Type=111
UFO=111
[Page246]
Name=Page246
Index=F6
Address=0803D800
Size=00000400
Type=111
UFO=111
[Page247]
Name=Page247
Index=F7
Address=0803DC00
Size=00000400
Type=111
UFO=111
[Page248]
Name=Page248
Index=F8
Address=0803E000
Size=00000400
Type=111
UFO=111
[Page249]
Name=Page249
Index=F9
Address=0803E400
Size=00000400
Type=111
UFO=111
[Page250]
Name=Page250
Index=FA
Address=0803E800
Size=00000400
Type=111
UFO=111
[Page251]
Name=Page251
Index=FB
Address=0803EC00
Size=00000400
Type=111
UFO=111
[Page252]
Name=Page252
Index=FC
Address=0803F000
Size=00000400
Type=111
UFO=111
[Page253]
Name=Page253
Index=FD
Address=0803F400
Size=00000400
Type=111
UFO=111
[Page254]
Name=Page254
Index=FE
Address=0803F800
Size=00000400
Type=111
UFO=111
[Page255]
Name=Page255
Index=FF
Address=0803FC00
Size=00000400
Type=111
UFO=111
[Page256]
Name=Page256
Index=100
Address=08040000
Size=00000400
Type=111
UFO=111
[Page257]
Name=Page257
Index=101
Address=08040400
Size=00000400
Type=111
UFO=111
[Page258]
Name=Page258
Index=102
Address=08040800
Size=00000400
Type=111
UFO=111
[Page259]
Name=Page259
Index=103
Address=08040C00
Size=00000400
Type=111
UFO=111
[Page260]
Name=Page260
Index=104
Address=08041000
Size=00000400
Type=111
UFO=111
[Page261]
Name=Page261
Index=105
Address=08041400
Size=00000400
Type=111
UFO=111
[Page262]
Name=Page262
Index=106
Address=08041800
Size=00000400
Type=111
UFO=111
[Page263]
Name=Page263
Index=107
Address=08041C00
Size=00000400
Type=111
UFO=111
[Page264]
Name=Page264
Index=108
Address=08042000
Size=00000400
Type=111
UFO=111
[Page265]
Name=Page265
Index=109
Address=08042400
Size=00000400
Type=111
UFO=111
[Page266]
Name=Page266
Index=10A
Address=08042800
Size=00000400
Type=111
UFO=111
[Page267]
Name=Page267
Index=10B
Address=08042C00
Size=00000400
Type=111
UFO=111
[Page268]
Name=Page268
Index=10C
Address=08043000
Size=00000400
Type=111
UFO=111
[Page269]
Name=Page269
Index=10D
Address=08043400
Size=00000400
Type=111
UFO=111
[Page270]
Name=Page270
Index=10E
Address=08043800
Size=00000400
Type=111
UFO=111
[Page271]
Name=Page271
Index=10F
Address=08043C00
Size=00000400
Type=111
UFO=111
[Page272]
Name=Page272
Index=110
Address=08044000
Size=00000400
Type=111
UFO=111
[Page273]
Name=Page273
Index=111
Address=08044400
Size=00000400
Type=111
UFO=111
[Page274]
Name=Page274
Index=112
Address=08044800
Size=00000400
Type=111
UFO=111
[Page275]
Name=Page275
Index=113
Address=08044C00
Size=00000400
Type=111
UFO=111
[Page276]
Name=Page276
Index=114
Address=08045000
Size=00000400
Type=111
UFO=111
[Page277]
Name=Page277
Index=115
Address=08045400
Size=00000400
Type=111
UFO=111
[Page278]
Name=Page278
Index=116
Address=08045800
Size=00000400
Type=111
UFO=111
[Page279]
Name=Page279
Index=117
Address=08045C00
Size=00000400
Type=111
UFO=111
[Page280]
Name=Page280
Index=118
Address=08046000
Size=00000400
Type=111
UFO=111
[Page281]
Name=Page281
Index=119
Address=08046400
Size=00000400
Type=111
UFO=111
[Page282]
Name=Page282
Index=11A
Address=08046800
Size=00000400
Type=111
UFO=111
[Page283]
Name=Page283
Index=11B
Address=08046C00
Size=00000400
Type=111
UFO=111
[Page284]
Name=Page284
Index=11C
Address=08047000
Size=00000400
Type=111
UFO=111
[Page285]
Name=Page285
Index=11D
Address=08047400
Size=00000400
Type=111
UFO=111
[Page286]
Name=Page286
Index=11E
Address=08047800
Size=00000400
Type=111
UFO=111
[Page287]
Name=Page287
Index=11F
Address=08047C00
Size=00000400
Type=111
UFO=111
[Page288]
Name=Page288
Index=120
Address=08048000
Size=00000400
Type=111
UFO=111
[Page289]
Name=Page289
Index=121
Address=08048400
Size=00000400
Type=111
UFO=111
[Page290]
Name=Page290
Index=122
Address=08048800
Size=00000400
Type=111
UFO=111
[Page291]
Name=Page291
Index=123
Address=08048C00
Size=00000400
Type=111
UFO=111
[Page292]
Name=Page292
Index=124
Address=08049000
Size=00000400
Type=111
UFO=111
[Page293]
Name=Page293
Index=125
Address=08049400
Size=00000400
Type=111
UFO=111
[Page294]
Name=Page294
Index=126
Address=08049800
Size=00000400
Type=111
UFO=111
[Page295]
Name=Page295
Index=127
Address=08049C00
Size=00000400
Type=111
UFO=111
[Page296]
Name=Page296
Index=128
Address=0804A000
Size=00000400
Type=111
UFO=111
[Page297]
Name=Page297
Index=129
Address=0804A400
Size=00000400
Type=111
UFO=111
[Page298]
Name=Page298
Index=12A
Address=0804A800
Size=00000400
Type=111
UFO=111
[Page299]
Name=Page299
Index=12B
Address=0804AC00
Size=00000400
Type=111
UFO=111
[Page300]
Name=Page300
Index=12C
Address=0804B000
Size=00000400
Type=111
UFO=111
[Page301]
Name=Page301
Index=12D
Address=0804B400
Size=00000400
Type=111
UFO=111
[Page302]
Name=Page302
Index=12E
Address=0804B800
Size=00000400
Type=111
UFO=111
[Page303]
Name=Page303
Index=12F
Address=0804BC00
Size=00000400
Type=111
UFO=111
[Page304]
Name=Page304
Index=130
Address=0804C000
Size=00000400
Type=111
UFO=111
[Page305]
Name=Page305
Index=131
Address=0804C400
Size=00000400
Type=111
UFO=111
[Page306]
Name=Page306
Index=132
Address=0804C800
Size=00000400
Type=111
UFO=111
[Page307]
Name=Page307
Index=133
Address=0804CC00
Size=00000400
Type=111
UFO=111
[Page308]
Name=Page308
Index=134
Address=0804D000
Size=00000400
Type=111
UFO=111
[Page309]
Name=Page309
Index=135
Address=0804D400
Size=00000400
Type=111
UFO=111
[Page310]
Name=Page310
Index=136
Address=0804D800
Size=00000400
Type=111
UFO=111
[Page311]
Name=Page311
Index=137
Address=0804DC00
Size=00000400
Type=111
UFO=111
[Page312]
Name=Page312
Index=138
Address=0804E000
Size=00000400
Type=111
UFO=111
[Page313]
Name=Page313
Index=139
Address=0804E400
Size=00000400
Type=111
UFO=111
[Page314]
Name=Page314
Index=13A
Address=0804E800
Size=00000400
Type=111
UFO=111
[Page315]
Name=Page315
Index=13B
Address=0804EC00
Size=00000400
Type=111
UFO=111
[Page316]
Name=Page316
Index=13C
Address=0804F000
Size=00000400
Type=111
UFO=111
[Page317]
Name=Page317
Index=13D
Address=0804F400
Size=00000400
Type=111
UFO=111
[Page318]
Name=Page318
Index=13E
Address=0804F800
Size=00000400
Type=111
UFO=111
[Page319]
Name=Page319
Index=13F
Address=0804FC00
Size=00000400
Type=111
UFO=111
[Page320]
Name=Page320
Index=140
Address=08050000
Size=00000400
Type=111
UFO=111
[Page321]
Name=Page321
Index=141
Address=08050400
Size=00000400
Type=111
UFO=111
[Page322]
Name=Page322
Index=142
Address=08050800
Size=00000400
Type=111
UFO=111
[Page323]
Name=Page323
Index=143
Address=08050C00
Size=00000400
Type=111
UFO=111
[Page324]
Name=Page324
Index=144
Address=08051000
Size=00000400
Type=111
UFO=111
[Page325]
Name=Page325
Index=145
Address=08051400
Size=00000400
Type=111
UFO=111
[Page326]
Name=Page326
Index=146
Address=08051800
Size=00000400
Type=111
UFO=111
[Page327]
Name=Page327
Index=147
Address=08051C00
Size=00000400
Type=111
UFO=111
[Page328]
Name=Page328
Index=148
Address=08052000
Size=00000400
Type=111
UFO=111
[Page329]
Name=Page329
Index=149
Address=08052400
Size=00000400
Type=111
UFO=111
[Page330]
Name=Page330
Index=14A
Address=08052800
Size=00000400
Type=111
UFO=111
[Page331]
Name=Page331
Index=14B
Address=08052C00
Size=00000400
Type=111
UFO=111
[Page332]
Name=Page332
Index=14C
Address=08053000
Size=00000400
Type=111
UFO=111
[Page333]
Name=Page333
Index=14D
Address=08053400
Size=00000400
Type=111
UFO=111
[Page334]
Name=Page334
Index=14E
Address=08053800
Size=00000400
Type=111
UFO=111
[Page335]
Name=Page335
Index=14F
Address=08053C00
Size=00000400
Type=111
UFO=111
[Page336]
Name=Page336
Index=150
Address=08054000
Size=00000400
Type=111
UFO=111
[Page337]
Name=Page337
Index=151
Address=08054400
Size=00000400
Type=111
UFO=111
[Page338]
Name=Page338
Index=152
Address=08054800
Size=00000400
Type=111
UFO=111
[Page339]
Name=Page339
Index=153
Address=08054C00
Size=00000400
Type=111
UFO=111
[Page340]
Name=Page340
Index=154
Address=08055000
Size=00000400
Type=111
UFO=111
[Page341]
Name=Page341
Index=155
Address=08055400
Size=00000400
Type=111
UFO=111
[Page342]
Name=Page342
Index=156
Address=08055800
Size=00000400
Type=111
UFO=111
[Page343]
Name=Page343
Index=157
Address=08055C00
Size=00000400
Type=111
UFO=111
[Page344]
Name=Page344
Index=158
Address=08056000
Size=00000400
Type=111
UFO=111
[Page345]
Name=Page345
Index=159
Address=08056400
Size=00000400
Type=111
UFO=111
[Page346]
Name=Page346
Index=15A
Address=08056800
Size=00000400
Type=111
UFO=111
[Page347]
Name=Page347
Index=15B
Address=08056C00
Size=00000400
Type=111
UFO=111
[Page348]
Name=Page348
Index=15C
Address=08057000
Size=00000400
Type=111
UFO=111
[Page349]
Name=Page349
Index=15D
Address=08057400
Size=00000400
Type=111
UFO=111
[Page350]
Name=Page350
Index=15E
Address=08057800
Size=00000400
Type=111
UFO=111
[Page351]
Name=Page351
Index=15F
Address=08057C00
Size=00000400
Type=111
UFO=111
[Page352]
Name=Page352
Index=160
Address=08058000
Size=00000400
Type=111
UFO=111
[Page353]
Name=Page353
Index=161
Address=08058400
Size=00000400
Type=111
UFO=111
[Page354]
Name=Page354
Index=162
Address=08058800
Size=00000400
Type=111
UFO=111
[Page355]
Name=Page355
Index=163
Address=08058C00
Size=00000400
Type=111
UFO=111
[Page356]
Name=Page356
Index=164
Address=08059000
Size=00000400
Type=111
UFO=111
[Page357]
Name=Page357
Index=165
Address=08059400
Size=00000400
Type=111
UFO=111
[Page358]
Name=Page358
Index=166
Address=08059800
Size=00000400
Type=111
UFO=111
[Page359]
Name=Page359
Index=167
Address=08059C00
Size=00000400
Type=111
UFO=111
[Page360]
Name=Page360
Index=168
Address=0805A000
Size=00000400
Type=111
UFO=111
[Page361]
Name=Page361
Index=169
Address=0805A400
Size=00000400
Type=111
UFO=111
[Page362]
Name=Page362
Index=16A
Address=0805A800
Size=00000400
Type=111
UFO=111
[Page363]
Name=Page363
Index=16B
Address=0805AC00
Size=00000400
Type=111
UFO=111
[Page364]
Name=Page364
Index=16C
Address=0805B000
Size=00000400
Type=111
UFO=111
[Page365]
Name=Page365
Index=16D
Address=0805B400
Size=00000400
Type=111
UFO=111
[Page366]
Name=Page366
Index=16E
Address=0805B800
Size=00000400
Type=111
UFO=111
[Page367]
Name=Page367
Index=16F
Address=0805BC00
Size=00000400
Type=111
UFO=111
[Page368]
Name=Page368
Index=170
Address=0805C000
Size=00000400
Type=111
UFO=111
[Page369]
Name=Page369
Index=171
Address=0805C400
Size=00000400
Type=111
UFO=111
[Page370]
Name=Page370
Index=172
Address=0805C800
Size=00000400
Type=111
UFO=111
[Page371]
Name=Page371
Index=173
Address=0805CC00
Size=00000400
Type=111
UFO=111
[Page372]
Name=Page372
Index=174
Address=0805D000
Size=00000400
Type=111
UFO=111
[Page373]
Name=Page373
Index=175
Address=0805D400
Size=00000400
Type=111
UFO=111
[Page374]
Name=Page374
Index=176
Address=0805D800
Size=00000400
Type=111
UFO=111
[Page375]
Name=Page375
Index=177
Address=0805DC00
Size=00000400
Type=111
UFO=111
[Page376]
Name=Page376
Index=178
Address=0805E000
Size=00000400
Type=111
UFO=111
[Page377]
Name=Page377
Index=179
Address=0805E400
Size=00000400
Type=111
UFO=111
[Page378]
Name=Page378
Index=17A
Address=0805E800
Size=00000400
Type=111
UFO=111
[Page379]
Name=Page379
Index=17B
Address=0805EC00
Size=00000400
Type=111
UFO=111
[Page380]
Name=Page380
Index=17C
Address=0805F000
Size=00000400
Type=111
UFO=111
[Page381]
Name=Page381
Index=17D
Address=0805F400
Size=00000400
Type=111
UFO=111
[Page382]
Name=Page382
Index=17E
Address=0805F800
Size=00000400
Type=111
UFO=111
[Page383]
Name=Page383
Index=17F
Address=0805FC00
Size=00000400
Type=111
UFO=111
[Page384]
Name=Page384
Index=180
Address=08060000
Size=00000400
Type=111
UFO=111
[Page385]
Name=Page385
Index=181
Address=08060400
Size=00000400
Type=111
UFO=111
[Page386]
Name=Page386
Index=182
Address=08060800
Size=00000400
Type=111
UFO=111
[Page387]
Name=Page387
Index=183
Address=08060C00
Size=00000400
Type=111
UFO=111
[Page388]
Name=Page388
Index=184
Address=08061000
Size=00000400
Type=111
UFO=111
[Page389]
Name=Page389
Index=185
Address=08061400
Size=00000400
Type=111
UFO=111
[Page390]
Name=Page390
Index=186
Address=08061800
Size=00000400
Type=111
UFO=111
[Page391]
Name=Page391
Index=187
Address=08061C00
Size=00000400
Type=111
UFO=111
[Page392]
Name=Page392
Index=188
Address=08062000
Size=00000400
Type=111
UFO=111
[Page393]
Name=Page393
Index=189
Address=08062400
Size=00000400
Type=111
UFO=111
[Page394]
Name=Page394
Index=18A
Address=08062800
Size=00000400
Type=111
UFO=111
[Page395]
Name=Page395
Index=18B
Address=08062C00
Size=00000400
Type=111
UFO=111
[Page396]
Name=Page396
Index=18C
Address=08063000
Size=00000400
Type=111
UFO=111
[Page397]
Name=Page397
Index=18D
Address=08063400
Size=00000400
Type=111
UFO=111
[Page398]
Name=Page398
Index=18E
Address=08063800
Size=00000400
Type=111
UFO=111
[Page399]
Name=Page399
Index=18F
Address=08063C00
Size=00000400
Type=111
UFO=111
[Page400]
Name=Page400
Index=190
Address=08064000
Size=00000400
Type=111
UFO=111
[Page401]
Name=Page401
Index=191
Address=08064400
Size=00000400
Type=111
UFO=111
[Page402]
Name=Page402
Index=192
Address=08064800
Size=00000400
Type=111
UFO=111
[Page403]
Name=Page403
Index=193
Address=08064C00
Size=00000400
Type=111
UFO=111
[Page404]
Name=Page404
Index=194
Address=08065000
Size=00000400
Type=111
UFO=111
[Page405]
Name=Page405
Index=195
Address=08065400
Size=00000400
Type=111
UFO=111
[Page406]
Name=Page406
Index=196
Address=08065800
Size=00000400
Type=111
UFO=111
[Page407]
Name=Page407
Index=197
Address=08065C00
Size=00000400
Type=111
UFO=111
[Page408]
Name=Page408
Index=198
Address=08066000
Size=00000400
Type=111
UFO=111
[Page409]
Name=Page409
Index=199
Address=08066400
Size=00000400
Type=111
UFO=111
[Page410]
Name=Page410
Index=19A
Address=08066800
Size=00000400
Type=111
UFO=111
[Page411]
Name=Page411
Index=19B
Address=08066C00
Size=00000400
Type=111
UFO=111
[Page412]
Name=Page412
Index=19C
Address=08067000
Size=00000400
Type=111
UFO=111
[Page413]
Name=Page413
Index=19D
Address=08067400
Size=00000400
Type=111
UFO=111
[Page414]
Name=Page414
Index=19E
Address=08067800
Size=00000400
Type=111
UFO=111
[Page415]
Name=Page415
Index=19F
Address=08067C00
Size=00000400
Type=111
UFO=111
[Page416]
Name=Page416
Index=1A0
Address=08068000
Size=00000400
Type=111
UFO=111
[Page417]
Name=Page417
Index=1A1
Address=08068400
Size=00000400
Type=111
UFO=111
[Page418]
Name=Page418
Index=1A2
Address=08068800
Size=00000400
Type=111
UFO=111
[Page419]
Name=Page419
Index=1A3
Address=08068C00
Size=00000400
Type=111
UFO=111
[Page420]
Name=Page420
Index=1A4
Address=08069000
Size=00000400
Type=111
UFO=111
[Page421]
Name=Page421
Index=1A5
Address=08069400
Size=00000400
Type=111
UFO=111
[Page422]
Name=Page422
Index=1A6
Address=08069800
Size=00000400
Type=111
UFO=111
[Page423]
Name=Page423
Index=1A7
Address=08069C00
Size=00000400
Type=111
UFO=111
[Page424]
Name=Page424
Index=1A8
Address=0806A000
Size=00000400
Type=111
UFO=111
[Page425]
Name=Page425
Index=1A9
Address=0806A400
Size=00000400
Type=111
UFO=111
[Page426]
Name=Page426
Index=1AA
Address=0806A800
Size=00000400
Type=111
UFO=111
[Page427]
Name=Page427
Index=1AB
Address=0806AC00
Size=00000400
Type=111
UFO=111
[Page428]
Name=Page428
Index=1AC
Address=0806B000
Size=00000400
Type=111
UFO=111
[Page429]
Name=Page429
Index=1AD
Address=0806B400
Size=00000400
Type=111
UFO=111
[Page430]
Name=Page430
Index=1AE
Address=0806B800
Size=00000400
Type=111
UFO=111
[Page431]
Name=Page431
Index=1AF
Address=0806BC00
Size=00000400
Type=111
UFO=111
[Page432]
Name=Page432
Index=1B0
Address=0806C000
Size=00000400
Type=111
UFO=111
[Page433]
Name=Page433
Index=1B1
Address=0806C400
Size=00000400
Type=111
UFO=111
[Page434]
Name=Page434
Index=1B2
Address=0806C800
Size=00000400
Type=111
UFO=111
[Page435]
Name=Page435
Index=1B3
Address=0806CC00
Size=00000400
Type=111
UFO=111
[Page436]
Name=Page436
Index=1B4
Address=0806D000
Size=00000400
Type=111
UFO=111
[Page437]
Name=Page437
Index=1B5
Address=0806D400
Size=00000400
Type=111
UFO=111
[Page438]
Name=Page438
Index=1B6
Address=0806D800
Size=00000400
Type=111
UFO=111
[Page439]
Name=Page439
Index=1B7
Address=0806DC00
Size=00000400
Type=111
UFO=111
[Page440]
Name=Page440
Index=1B8
Address=0806E000
Size=00000400
Type=111
UFO=111
[Page441]
Name=Page441
Index=1B9
Address=0806E400
Size=00000400
Type=111
UFO=111
[Page442]
Name=Page442
Index=1BA
Address=0806E800
Size=00000400
Type=111
UFO=111
[Page443]
Name=Page443
Index=1BB
Address=0806EC00
Size=00000400
Type=111
UFO=111
[Page444]
Name=Page444
Index=1BC
Address=0806F000
Size=00000400
Type=111
UFO=111
[Page445]
Name=Page445
Index=1BD
Address=0806F400
Size=00000400
Type=111
UFO=111
[Page446]
Name=Page446
Index=1BE
Address=0806F800
Size=00000400
Type=111
UFO=111
[Page447]
Name=Page447
Index=1BF
Address=0806FC00
Size=00000400
Type=111
UFO=111
[Page448]
Name=Page448
Index=1C0
Address=08070000
Size=00000400
Type=111
UFO=111
[Page449]
Name=Page449
Index=1C1
Address=08070400
Size=00000400
Type=111
UFO=111
[Page450]
Name=Page450
Index=1C2
Address=08070800
Size=00000400
Type=111
UFO=111
[Page451]
Name=Page451
Index=1C3
Address=08070C00
Size=00000400
Type=111
UFO=111
[Page452]
Name=Page452
Index=1C4
Address=08071000
Size=00000400
Type=111
UFO=111
[Page453]
Name=Page453
Index=1C5
Address=08071400
Size=00000400
Type=111
UFO=111
[Page454]
Name=Page454
Index=1C6
Address=08071800
Size=00000400
Type=111
UFO=111
[Page455]
Name=Page455
Index=1C7
Address=08071C00
Size=00000400
Type=111
UFO=111
[Page456]
Name=Page456
Index=1C8
Address=08072000
Size=00000400
Type=111
UFO=111
[Page457]
Name=Page457
Index=1C9
Address=08072400
Size=00000400
Type=111
UFO=111
[Page458]
Name=Page458
Index=1CA
Address=08072800
Size=00000400
Type=111
UFO=111
[Page459]
Name=Page459
Index=1CB
Address=08072C00
Size=00000400
Type=111
UFO=111
[Page460]
Name=Page460
Index=1CC
Address=08073000
Size=00000400
Type=111
UFO=111
[Page461]
Name=Page461
Index=1CD
Address=08073400
Size=00000400
Type=111
UFO=111
[Page462]
Name=Page462
Index=1CE
Address=08073800
Size=00000400
Type=111
UFO=111
[Page463]
Name=Page463
Index=1CF
Address=08073C00
Size=00000400
Type=111
UFO=111
[Page464]
Name=Page464
Index=1D0
Address=08074000
Size=00000400
Type=111
UFO=111
[Page465]
Name=Page465
Index=1D1
Address=08074400
Size=00000400
Type=111
UFO=111
[Page466]
Name=Page466
Index=1D2
Address=08074800
Size=00000400
Type=111
UFO=111
[Page467]
Name=Page467
Index=1D3
Address=08074C00
Size=00000400
Type=111
UFO=111
[Page468]
Name=Page468
Index=1D4
Address=08075000
Size=00000400
Type=111
UFO=111
[Page469]
Name=Page469
Index=1D5
Address=08075400
Size=00000400
Type=111
UFO=111
[Page470]
Name=Page470
Index=1D6
Address=08075800
Size=00000400
Type=111
UFO=111
[Page471]
Name=Page471
Index=1D7
Address=08075C00
Size=00000400
Type=111
UFO=111
[Page472]
Name=Page472
Index=1D8
Address=08076000
Size=00000400
Type=111
UFO=111
[Page473]
Name=Page473
Index=1D9
Address=08076400
Size=00000400
Type=111
UFO=111
[Page474]
Name=Page474
Index=1DA
Address=08076800
Size=00000400
Type=111
UFO=111
[Page475]
Name=Page475
Index=1DB
Address=08076C00
Size=00000400
Type=111
UFO=111
[Page476]
Name=Page476
Index=1DC
Address=08077000
Size=00000400
Type=111
UFO=111
[Page477]
Name=Page477
Index=1DD
Address=08077400
Size=00000400
Type=111
UFO=111
[Page478]
Name=Page478
Index=1DE
Address=08077800
Size=00000400
Type=111
UFO=111
[Page479]
Name=Page479
Index=1DF
Address=08077C00
Size=00000400
Type=111
UFO=111
[Page480]
Name=Page480
Index=1E0
Address=08078000
Size=00000400
Type=111
UFO=111
[Page481]
Name=Page481
Index=1E1
Address=08078400
Size=00000400
Type=111
UFO=111
[Page482]
Name=Page482
Index=1E2
Address=08078800
Size=00000400
Type=111
UFO=111
[Page483]
Name=Page483
Index=1E3
Address=08078C00
Size=00000400
Type=111
UFO=111
[Page484]
Name=Page484
Index=1E4
Address=08079000
Size=00000400
Type=111
UFO=111
[Page485]
Name=Page485
Index=1E5
Address=08079400
Size=00000400
Type=111
UFO=111
[Page486]
Name=Page486
Index=1E6
Address=08079800
Size=00000400
Type=111
UFO=111
[Page487]
Name=Page487
Index=1E7
Address=08079C00
Size=00000400
Type=111
UFO=111
[Page488]
Name=Page488
Index=1E8
Address=0807A000
Size=00000400
Type=111
UFO=111
[Page489]
Name=Page489
Index=1E9
Address=0807A400
Size=00000400
Type=111
UFO=111
[Page490]
Name=Page490
Index=1EA
Address=0807A800
Size=00000400
Type=111
UFO=111
[Page491]
Name=Page491
Index=1EB
Address=0807AC00
Size=00000400
Type=111
UFO=111
[Page492]
Name=Page492
Index=1EC
Address=0807B000
Size=00000400
Type=111
UFO=111
[Page493]
Name=Page493
Index=1ED
Address=0807B400
Size=00000400
Type=111
UFO=111
[Page494]
Name=Page494
Index=1EE
Address=0807B800
Size=00000400
Type=111
UFO=111
[Page495]
Name=Page495
Index=1EF
Address=0807BC00
Size=00000400
Type=111
UFO=111
[Page496]
Name=Page496
Index=1F0
Address=0807C000
Size=00000400
Type=111
UFO=111
[Page497]
Name=Page497
Index=1F1
Address=0807C400
Size=00000400
Type=111
UFO=111
[Page498]
Name=Page498
Index=1F2
Address=0807C800
Size=00000400
Type=111
UFO=111
[Page499]
Name=Page499
Index=1F3
Address=0807CC00
Size=00000400
Type=111
UFO=111
[Page500]
Name=Page500
Index=1F4
Address=0807D000
Size=00000400
Type=111
UFO=111
[Page501]
Name=Page501
Index=1F5
Address=0807D400
Size=00000400
Type=111
UFO=111
[Page502]
Name=Page502
Index=1F6
Address=0807D800
Size=00000400
Type=111
UFO=111
[Page503]
Name=Page503
Index=1F7
Address=0807DC00
Size=00000400
Type=111
UFO=111
[Page504]
Name=Page504
Index=1F8
Address=0807E000
Size=00000400
Type=111
UFO=111
[Page505]
Name=Page505
Index=1F9
Address=0807E400
Size=00000400
Type=111
UFO=111
[Page506]
Name=Page506
Index=1FA
Address=0807E800
Size=00000400
Type=111
UFO=111
[Page507]
Name=Page507
Index=1FB
Address=0807EC00
Size=00000400
Type=111
UFO=111
[Page508]
Name=Page508
Index=1FC
Address=0807F000
Size=00000400
Type=111
UFO=111
[Page509]
Name=Page509
Index=1FD
Address=0807F400
Size=00000400
Type=111
UFO=111
[Page510]
Name=Page510
Index=1FE
Address=0807F800
Size=00000400
Type=111
UFO=111
[Page511]
Name=Page511
Index=1FF
Address=0807FC00
Size=00000400
Type=111
UFO=111
[Page512]
Name=Page512
Index=200
Address=08080000
Size=00000400
Type=111
UFO=111
[Page513]
Name=Page513
Index=201
Address=08080400
Size=00000400
Type=111
UFO=111
[Page514]
Name=Page514
Index=202
Address=08080800
Size=00000400
Type=111
UFO=111
[Page515]
Name=Page515
Index=203
Address=08080C00
Size=00000400
Type=111
UFO=111
[Page516]
Name=Page516
Index=204
Address=08081000
Size=00000400
Type=111
UFO=111
[Page517]
Name=Page517
Index=205
Address=08081400
Size=00000400
Type=111
UFO=111
[Page518]
Name=Page518
Index=206
Address=08081800
Size=00000400
Type=111
UFO=111
[Page519]
Name=Page519
Index=207
Address=08081C00
Size=00000400
Type=111
UFO=111
[Page520]
Name=Page520
Index=208
Address=08082000
Size=00000400
Type=111
UFO=111
[Page521]
Name=Page521
Index=209
Address=08082400
Size=00000400
Type=111
UFO=111
[Page522]
Name=Page522
Index=20A
Address=08082800
Size=00000400
Type=111
UFO=111
[Page523]
Name=Page523
Index=20B
Address=08082C00
Size=00000400
Type=111
UFO=111
[Page524]
Name=Page524
Index=20C
Address=08083000
Size=00000400
Type=111
UFO=111
[Page525]
Name=Page525
Index=20D
Address=08083400
Size=00000400
Type=111
UFO=111
[Page526]
Name=Page526
Index=20E
Address=08083800
Size=00000400
Type=111
UFO=111
[Page527]
Name=Page527
Index=20F
Address=08083C00
Size=00000400
Type=111
UFO=111
[Page528]
Name=Page528
Index=210
Address=08084000
Size=00000400
Type=111
UFO=111
[Page529]
Name=Page529
Index=211
Address=08084400
Size=00000400
Type=111
UFO=111
[Page530]
Name=Page530
Index=212
Address=08084800
Size=00000400
Type=111
UFO=111
[Page531]
Name=Page531
Index=213
Address=08084C00
Size=00000400
Type=111
UFO=111
[Page532]
Name=Page532
Index=214
Address=08085000
Size=00000400
Type=111
UFO=111
[Page533]
Name=Page533
Index=215
Address=08085400
Size=00000400
Type=111
UFO=111
[Page534]
Name=Page534
Index=216
Address=08085800
Size=00000400
Type=111
UFO=111
[Page535]
Name=Page535
Index=217
Address=08085C00
Size=00000400
Type=111
UFO=111
[Page536]
Name=Page536
Index=218
Address=08086000
Size=00000400
Type=111
UFO=111
[Page537]
Name=Page537
Index=219
Address=08086400
Size=00000400
Type=111
UFO=111
[Page538]
Name=Page538
Index=21A
Address=08086800
Size=00000400
Type=111
UFO=111
[Page539]
Name=Page539
Index=21B
Address=08086C00
Size=00000400
Type=111
UFO=111
[Page540]
Name=Page540
Index=21C
Address=08087000
Size=00000400
Type=111
UFO=111
[Page541]
Name=Page541
Index=21D
Address=08087400
Size=00000400
Type=111
UFO=111
[Page542]
Name=Page542
Index=21E
Address=08087800
Size=00000400
Type=111
UFO=111
[Page543]
Name=Page543
Index=21F
Address=08087C00
Size=00000400
Type=111
UFO=111
[Page544]
Name=Page544
Index=220
Address=08088000
Size=00000400
Type=111
UFO=111
[Page545]
Name=Page545
Index=221
Address=08088400
Size=00000400
Type=111
UFO=111
[Page546]
Name=Page546
Index=222
Address=08088800
Size=00000400
Type=111
UFO=111
[Page547]
Name=Page547
Index=223
Address=08088C00
Size=00000400
Type=111
UFO=111
[Page548]
Name=Page548
Index=224
Address=08089000
Size=00000400
Type=111
UFO=111
[Page549]
Name=Page549
Index=225
Address=08089400
Size=00000400
Type=111
UFO=111
[Page550]
Name=Page550
Index=226
Address=08089800
Size=00000400
Type=111
UFO=111
[Page551]
Name=Page551
Index=227
Address=08089C00
Size=00000400
Type=111
UFO=111
[Page552]
Name=Page552
Index=228
Address=0808A000
Size=00000400
Type=111
UFO=111
[Page553]
Name=Page553
Index=229
Address=0808A400
Size=00000400
Type=111
UFO=111
[Page554]
Name=Page554
Index=22A
Address=0808A800
Size=00000400
Type=111
UFO=111
[Page555]
Name=Page555
Index=22B
Address=0808AC00
Size=00000400
Type=111
UFO=111
[Page556]
Name=Page556
Index=22C
Address=0808B000
Size=00000400
Type=111
UFO=111
[Page557]
Name=Page557
Index=22D
Address=0808B400
Size=00000400
Type=111
UFO=111
[Page558]
Name=Page558
Index=22E
Address=0808B800
Size=00000400
Type=111
UFO=111
[Page559]
Name=Page559
Index=22F
Address=0808BC00
Size=00000400
Type=111
UFO=111
[Page560]
Name=Page560
Index=230
Address=0808C000
Size=00000400
Type=111
UFO=111
[Page561]
Name=Page561
Index=231
Address=0808C400
Size=00000400
Type=111
UFO=111
[Page562]
Name=Page562
Index=232
Address=0808C800
Size=00000400
Type=111
UFO=111
[Page563]
Name=Page563
Index=233
Address=0808CC00
Size=00000400
Type=111
UFO=111
[Page564]
Name=Page564
Index=234
Address=0808D000
Size=00000400
Type=111
UFO=111
[Page565]
Name=Page565
Index=235
Address=0808D400
Size=00000400
Type=111
UFO=111
[Page566]
Name=Page566
Index=236
Address=0808D800
Size=00000400
Type=111
UFO=111
[Page567]
Name=Page567
Index=237
Address=0808DC00
Size=00000400
Type=111
UFO=111
[Page568]
Name=Page568
Index=238
Address=0808E000
Size=00000400
Type=111
UFO=111
[Page569]
Name=Page569
Index=239
Address=0808E400
Size=00000400
Type=111
UFO=111
[Page570]
Name=Page570
Index=23A
Address=0808E800
Size=00000400
Type=111
UFO=111
[Page571]
Name=Page571
Index=23B
Address=0808EC00
Size=00000400
Type=111
UFO=111
[Page572]
Name=Page572
Index=23C
Address=0808F000
Size=00000400
Type=111
UFO=111
[Page573]
Name=Page573
Index=23D
Address=0808F400
Size=00000400
Type=111
UFO=111
[Page574]
Name=Page574
Index=23E
Address=0808F800
Size=00000400
Type=111
UFO=111
[Page575]
Name=Page575
Index=23F
Address=0808FC00
Size=00000400
Type=111
UFO=111
[Page576]
Name=Page576
Index=240
Address=08090000
Size=00000400
Type=111
UFO=111
[Page577]
Name=Page577
Index=241
Address=08090400
Size=00000400
Type=111
UFO=111
[Page578]
Name=Page578
Index=242
Address=08090800
Size=00000400
Type=111
UFO=111
[Page579]
Name=Page579
Index=243
Address=08090C00
Size=00000400
Type=111
UFO=111
[Page580]
Name=Page580
Index=244
Address=08091000
Size=00000400
Type=111
UFO=111
[Page581]
Name=Page581
Index=245
Address=08091400
Size=00000400
Type=111
UFO=111
[Page582]
Name=Page582
Index=246
Address=08091800
Size=00000400
Type=111
UFO=111
[Page583]
Name=Page583
Index=247
Address=08091C00
Size=00000400
Type=111
UFO=111
[Page584]
Name=Page584
Index=248
Address=08092000
Size=00000400
Type=111
UFO=111
[Page585]
Name=Page585
Index=249
Address=08092400
Size=00000400
Type=111
UFO=111
[Page586]
Name=Page586
Index=24A
Address=08092800
Size=00000400
Type=111
UFO=111
[Page587]
Name=Page587
Index=24B
Address=08092C00
Size=00000400
Type=111
UFO=111
[Page588]
Name=Page588
Index=24C
Address=08093000
Size=00000400
Type=111
UFO=111
[Page589]
Name=Page589
Index=24D
Address=08093400
Size=00000400
Type=111
UFO=111
[Page590]
Name=Page590
Index=24E
Address=08093800
Size=00000400
Type=111
UFO=111
[Page591]
Name=Page591
Index=24F
Address=08093C00
Size=00000400
Type=111
UFO=111
[Page592]
Name=Page592
Index=250
Address=08094000
Size=00000400
Type=111
UFO=111
[Page593]
Name=Page593
Index=251
Address=08094400
Size=00000400
Type=111
UFO=111
[Page594]
Name=Page594
Index=252
Address=08094800
Size=00000400
Type=111
UFO=111
[Page595]
Name=Page595
Index=253
Address=08094C00
Size=00000400
Type=111
UFO=111
[Page596]
Name=Page596
Index=254
Address=08095000
Size=00000400
Type=111
UFO=111
[Page597]
Name=Page597
Index=255
Address=08095400
Size=00000400
Type=111
UFO=111
[Page598]
Name=Page598
Index=256
Address=08095800
Size=00000400
Type=111
UFO=111
[Page599]
Name=Page599
Index=257
Address=08095C00
Size=00000400
Type=111
UFO=111
[Page600]
Name=Page600
Index=258
Address=08096000
Size=00000400
Type=111
UFO=111
[Page601]
Name=Page601
Index=259
Address=08096400
Size=00000400
Type=111
UFO=111
[Page602]
Name=Page602
Index=25A
Address=08096800
Size=00000400
Type=111
UFO=111
[Page603]
Name=Page603
Index=25B
Address=08096C00
Size=00000400
Type=111
UFO=111
[Page604]
Name=Page604
Index=25C
Address=08097000
Size=00000400
Type=111
UFO=111
[Page605]
Name=Page605
Index=25D
Address=08097400
Size=00000400
Type=111
UFO=111
[Page606]
Name=Page606
Index=25E
Address=08097800
Size=00000400
Type=111
UFO=111
[Page607]
Name=Page607
Index=25F
Address=08097C00
Size=00000400
Type=111
UFO=111
[Page608]
Name=Page608
Index=260
Address=08098000
Size=00000400
Type=111
UFO=111
[Page609]
Name=Page609
Index=261
Address=08098400
Size=00000400
Type=111
UFO=111
[Page610]
Name=Page610
Index=262
Address=08098800
Size=00000400
Type=111
UFO=111
[Page611]
Name=Page611
Index=263
Address=08098C00
Size=00000400
Type=111
UFO=111
[Page612]
Name=Page612
Index=264
Address=08099000
Size=00000400
Type=111
UFO=111
[Page613]
Name=Page613
Index=265
Address=08099400
Size=00000400
Type=111
UFO=111
[Page614]
Name=Page614
Index=266
Address=08099800
Size=00000400
Type=111
UFO=111
[Page615]
Name=Page615
Index=267
Address=08099C00
Size=00000400
Type=111
UFO=111
[Page616]
Name=Page616
Index=268
Address=0809A000
Size=00000400
Type=111
UFO=111
[Page617]
Name=Page617
Index=269
Address=0809A400
Size=00000400
Type=111
UFO=111
[Page618]
Name=Page618
Index=26A
Address=0809A800
Size=00000400
Type=111
UFO=111
[Page619]
Name=Page619
Index=26B
Address=0809AC00
Size=00000400
Type=111
UFO=111
[Page620]
Name=Page620
Index=26C
Address=0809B000
Size=00000400
Type=111
UFO=111
[Page621]
Name=Page621
Index=26D
Address=0809B400
Size=00000400
Type=111
UFO=111
[Page622]
Name=Page622
Index=26E
Address=0809B800
Size=00000400
Type=111
UFO=111
[Page623]
Name=Page623
Index=26F
Address=0809BC00
Size=00000400
Type=111
UFO=111
[Page624]
Name=Page624
Index=270
Address=0809C000
Size=00000400
Type=111
UFO=111
[Page625]
Name=Page625
Index=271
Address=0809C400
Size=00000400
Type=111
UFO=111
[Page626]
Name=Page626
Index=272
Address=0809C800
Size=00000400
Type=111
UFO=111
[Page627]
Name=Page627
Index=273
Address=0809CC00
Size=00000400
Type=111
UFO=111
[Page628]
Name=Page628
Index=274
Address=0809D000
Size=00000400
Type=111
UFO=111
[Page629]
Name=Page629
Index=275
Address=0809D400
Size=00000400
Type=111
UFO=111
[Page630]
Name=Page630
Index=276
Address=0809D800
Size=00000400
Type=111
UFO=111
[Page631]
Name=Page631
Index=277
Address=0809DC00
Size=00000400
Type=111
UFO=111
[Page632]
Name=Page632
Index=278
Address=0809E000
Size=00000400
Type=111
UFO=111
[Page633]
Name=Page633
Index=279
Address=0809E400
Size=00000400
Type=111
UFO=111
[Page634]
Name=Page634
Index=27A
Address=0809E800
Size=00000400
Type=111
UFO=111
[Page635]
Name=Page635
Index=27B
Address=0809EC00
Size=00000400
Type=111
UFO=111
[Page636]
Name=Page636
Index=27C
Address=0809F000
Size=00000400
Type=111
UFO=111
[Page637]
Name=Page637
Index=27D
Address=0809F400
Size=00000400
Type=111
UFO=111
[Page638]
Name=Page638
Index=27E
Address=0809F800
Size=00000400
Type=111
UFO=111
[Page639]
Name=Page639
Index=27F
Address=0809FC00
Size=00000400
Type=111
UFO=111
[Page640]
Name=Page640
Index=280
Address=080A0000
Size=00000400
Type=111
UFO=111
[Page641]
Name=Page641
Index=281
Address=080A0400
Size=00000400
Type=111
UFO=111
[Page642]
Name=Page642
Index=282
Address=080A0800
Size=00000400
Type=111
UFO=111
[Page643]
Name=Page643
Index=283
Address=080A0C00
Size=00000400
Type=111
UFO=111
[Page644]
Name=Page644
Index=284
Address=080A1000
Size=00000400
Type=111
UFO=111
[Page645]
Name=Page645
Index=285
Address=080A1400
Size=00000400
Type=111
UFO=111
[Page646]
Name=Page646
Index=286
Address=080A1800
Size=00000400
Type=111
UFO=111
[Page647]
Name=Page647
Index=287
Address=080A1C00
Size=00000400
Type=111
UFO=111
[Page648]
Name=Page648
Index=288
Address=080A2000
Size=00000400
Type=111
UFO=111
[Page649]
Name=Page649
Index=289
Address=080A2400
Size=00000400
Type=111
UFO=111
[Page650]
Name=Page650
Index=28A
Address=080A2800
Size=00000400
Type=111
UFO=111
[Page651]
Name=Page651
Index=28B
Address=080A2C00
Size=00000400
Type=111
UFO=111
[Page652]
Name=Page652
Index=28C
Address=080A3000
Size=00000400
Type=111
UFO=111
[Page653]
Name=Page653
Index=28D
Address=080A3400
Size=00000400
Type=111
UFO=111
[Page654]
Name=Page654
Index=28E
Address=080A3800
Size=00000400
Type=111
UFO=111
[Page655]
Name=Page655
Index=28F
Address=080A3C00
Size=00000400
Type=111
UFO=111
[Page656]
Name=Page656
Index=290
Address=080A4000
Size=00000400
Type=111
UFO=111
[Page657]
Name=Page657
Index=291
Address=080A4400
Size=00000400
Type=111
UFO=111
[Page658]
Name=Page658
Index=292
Address=080A4800
Size=00000400
Type=111
UFO=111
[Page659]
Name=Page659
Index=293
Address=080A4C00
Size=00000400
Type=111
UFO=111
[Page660]
Name=Page660
Index=294
Address=080A5000
Size=00000400
Type=111
UFO=111
[Page661]
Name=Page661
Index=295
Address=080A5400
Size=00000400
Type=111
UFO=111
[Page662]
Name=Page662
Index=296
Address=080A5800
Size=00000400
Type=111
UFO=111
[Page663]
Name=Page663
Index=297
Address=080A5C00
Size=00000400
Type=111
UFO=111
[Page664]
Name=Page664
Index=298
Address=080A6000
Size=00000400
Type=111
UFO=111
[Page665]
Name=Page665
Index=299
Address=080A6400
Size=00000400
Type=111
UFO=111
[Page666]
Name=Page666
Index=29A
Address=080A6800
Size=00000400
Type=111
UFO=111
[Page667]
Name=Page667
Index=29B
Address=080A6C00
Size=00000400
Type=111
UFO=111
[Page668]
Name=Page668
Index=29C
Address=080A7000
Size=00000400
Type=111
UFO=111
[Page669]
Name=Page669
Index=29D
Address=080A7400
Size=00000400
Type=111
UFO=111
[Page670]
Name=Page670
Index=29E
Address=080A7800
Size=00000400
Type=111
UFO=111
[Page671]
Name=Page671
Index=29F
Address=080A7C00
Size=00000400
Type=111
UFO=111
[Page672]
Name=Page672
Index=2A0
Address=080A8000
Size=00000400
Type=111
UFO=111
[Page673]
Name=Page673
Index=2A1
Address=080A8400
Size=00000400
Type=111
UFO=111
[Page674]
Name=Page674
Index=2A2
Address=080A8800
Size=00000400
Type=111
UFO=111
[Page675]
Name=Page675
Index=2A3
Address=080A8C00
Size=00000400
Type=111
UFO=111
[Page676]
Name=Page676
Index=2A4
Address=080A9000
Size=00000400
Type=111
UFO=111
[Page677]
Name=Page677
Index=2A5
Address=080A9400
Size=00000400
Type=111
UFO=111
[Page678]
Name=Page678
Index=2A6
Address=080A9800
Size=00000400
Type=111
UFO=111
[Page679]
Name=Page679
Index=2A7
Address=080A9C00
Size=00000400
Type=111
UFO=111
[Page680]
Name=Page680
Index=2A8
Address=080AA000
Size=00000400
Type=111
UFO=111
[Page681]
Name=Page681
Index=2A9
Address=080AA400
Size=00000400
Type=111
UFO=111
[Page682]
Name=Page682
Index=2AA
Address=080AA800
Size=00000400
Type=111
UFO=111
[Page683]
Name=Page683
Index=2AB
Address=080AAC00
Size=00000400
Type=111
UFO=111
[Page684]
Name=Page684
Index=2AC
Address=080AB000
Size=00000400
Type=111
UFO=111
[Page685]
Name=Page685
Index=2AD
Address=080AB400
Size=00000400
Type=111
UFO=111
[Page686]
Name=Page686
Index=2AE
Address=080AB800
Size=00000400
Type=111
UFO=111
[Page687]
Name=Page687
Index=2AF
Address=080ABC00
Size=00000400
Type=111
UFO=111
[Page688]
Name=Page688
Index=2B0
Address=080AC000
Size=00000400
Type=111
UFO=111
[Page689]
Name=Page689
Index=2B1
Address=080AC400
Size=00000400
Type=111
UFO=111
[Page690]
Name=Page690
Index=2B2
Address=080AC800
Size=00000400
Type=111
UFO=111
[Page691]
Name=Page691
Index=2B3
Address=080ACC00
Size=00000400
Type=111
UFO=111
[Page692]
Name=Page692
Index=2B4
Address=080AD000
Size=00000400
Type=111
UFO=111
[Page693]
Name=Page693
Index=2B5
Address=080AD400
Size=00000400
Type=111
UFO=111
[Page694]
Name=Page694
Index=2B6
Address=080AD800
Size=00000400
Type=111
UFO=111
[Page695]
Name=Page695
Index=2B7
Address=080ADC00
Size=00000400
Type=111
UFO=111
[Page696]
Name=Page696
Index=2B8
Address=080AE000
Size=00000400
Type=111
UFO=111
[Page697]
Name=Page697
Index=2B9
Address=080AE400
Size=00000400
Type=111
UFO=111
[Page698]
Name=Page698
Index=2BA
Address=080AE800
Size=00000400
Type=111
UFO=111
[Page699]
Name=Page699
Index=2BB
Address=080AEC00
Size=00000400
Type=111
UFO=111
[Page700]
Name=Page700
Index=2BC
Address=080AF000
Size=00000400
Type=111
UFO=111
[Page701]
Name=Page701
Index=2BD
Address=080AF400
Size=00000400
Type=111
UFO=111
[Page702]
Name=Page702
Index=2BE
Address=080AF800
Size=00000400
Type=111
UFO=111
[Page703]
Name=Page703
Index=2BF
Address=080AFC00
Size=00000400
Type=111
UFO=111
[Page704]
Name=Page704
Index=2C0
Address=080B0000
Size=00000400
Type=111
UFO=111
[Page705]
Name=Page705
Index=2C1
Address=080B0400
Size=00000400
Type=111
UFO=111
[Page706]
Name=Page706
Index=2C2
Address=080B0800
Size=00000400
Type=111
UFO=111
[Page707]
Name=Page707
Index=2C3
Address=080B0C00
Size=00000400
Type=111
UFO=111
[Page708]
Name=Page708
Index=2C4
Address=080B1000
Size=00000400
Type=111
UFO=111
[Page709]
Name=Page709
Index=2C5
Address=080B1400
Size=00000400
Type=111
UFO=111
[Page710]
Name=Page710
Index=2C6
Address=080B1800
Size=00000400
Type=111
UFO=111
[Page711]
Name=Page711
Index=2C7
Address=080B1C00
Size=00000400
Type=111
UFO=111
[Page712]
Name=Page712
Index=2C8
Address=080B2000
Size=00000400
Type=111
UFO=111
[Page713]
Name=Page713
Index=2C9
Address=080B2400
Size=00000400
Type=111
UFO=111
[Page714]
Name=Page714
Index=2CA
Address=080B2800
Size=00000400
Type=111
UFO=111
[Page715]
Name=Page715
Index=2CB
Address=080B2C00
Size=00000400
Type=111
UFO=111
[Page716]
Name=Page716
Index=2CC
Address=080B3000
Size=00000400
Type=111
UFO=111
[Page717]
Name=Page717
Index=2CD
Address=080B3400
Size=00000400
Type=111
UFO=111
[Page718]
Name=Page718
Index=2CE
Address=080B3800
Size=00000400
Type=111
UFO=111
[Page719]
Name=Page719
Index=2CF
Address=080B3C00
Size=00000400
Type=111
UFO=111
[Page720]
Name=Page720
Index=2D0
Address=080B4000
Size=00000400
Type=111
UFO=111
[Page721]
Name=Page721
Index=2D1
Address=080B4400
Size=00000400
Type=111
UFO=111
[Page722]
Name=Page722
Index=2D2
Address=080B4800
Size=00000400
Type=111
UFO=111
[Page723]
Name=Page723
Index=2D3
Address=080B4C00
Size=00000400
Type=111
UFO=111
[Page724]
Name=Page724
Index=2D4
Address=080B5000
Size=00000400
Type=111
UFO=111
[Page725]
Name=Page725
Index=2D5
Address=080B5400
Size=00000400
Type=111
UFO=111
[Page726]
Name=Page726
Index=2D6
Address=080B5800
Size=00000400
Type=111
UFO=111
[Page727]
Name=Page727
Index=2D7
Address=080B5C00
Size=00000400
Type=111
UFO=111
[Page728]
Name=Page728
Index=2D8
Address=080B6000
Size=00000400
Type=111
UFO=111
[Page729]
Name=Page729
Index=2D9
Address=080B6400
Size=00000400
Type=111
UFO=111
[Page730]
Name=Page730
Index=2DA
Address=080B6800
Size=00000400
Type=111
UFO=111
[Page731]
Name=Page731
Index=2DB
Address=080B6C00
Size=00000400
Type=111
UFO=111
[Page732]
Name=Page732
Index=2DC
Address=080B7000
Size=00000400
Type=111
UFO=111
[Page733]
Name=Page733
Index=2DD
Address=080B7400
Size=00000400
Type=111
UFO=111
[Page734]
Name=Page734
Index=2DE
Address=080B7800
Size=00000400
Type=111
UFO=111
[Page735]
Name=Page735
Index=2DF
Address=080B7C00
Size=00000400
Type=111
UFO=111
[Page736]
Name=Page736
Index=2E0
Address=080B8000
Size=00000400
Type=111
UFO=111
[Page737]
Name=Page737
Index=2E1
Address=080B8400
Size=00000400
Type=111
UFO=111
[Page738]
Name=Page738
Index=2E2
Address=080B8800
Size=00000400
Type=111
UFO=111
[Page739]
Name=Page739
Index=2E3
Address=080B8C00
Size=00000400
Type=111
UFO=111
[Page740]
Name=Page740
Index=2E4
Address=080B9000
Size=00000400
Type=111
UFO=111
[Page741]
Name=Page741
Index=2E5
Address=080B9400
Size=00000400
Type=111
UFO=111
[Page742]
Name=Page742
Index=2E6
Address=080B9800
Size=00000400
Type=111
UFO=111
[Page743]
Name=Page743
Index=2E7
Address=080B9C00
Size=00000400
Type=111
UFO=111
[Page744]
Name=Page744
Index=2E8
Address=080BA000
Size=00000400
Type=111
UFO=111
[Page745]
Name=Page745
Index=2E9
Address=080BA400
Size=00000400
Type=111
UFO=111
[Page746]
Name=Page746
Index=2EA
Address=080BA800
Size=00000400
Type=111
UFO=111
[Page747]
Name=Page747
Index=2EB
Address=080BAC00
Size=00000400
Type=111
UFO=111
[Page748]
Name=Page748
Index=2EC
Address=080BB000
Size=00000400
Type=111
UFO=111
[Page749]
Name=Page749
Index=2ED
Address=080BB400
Size=00000400
Type=111
UFO=111
[Page750]
Name=Page750
Index=2EE
Address=080BB800
Size=00000400
Type=111
UFO=111
[Page751]
Name=Page751
Index=2EF
Address=080BBC00
Size=00000400
Type=111
UFO=111
[Page752]
Name=Page752
Index=2F0
Address=080BC000
Size=00000400
Type=111
UFO=111
[Page753]
Name=Page753
Index=2F1
Address=080BC400
Size=00000400
Type=111
UFO=111
[Page754]
Name=Page754
Index=2F2
Address=080BC800
Size=00000400
Type=111
UFO=111
[Page755]
Name=Page755
Index=2F3
Address=080BCC00
Size=00000400
Type=111
UFO=111
[Page756]
Name=Page756
Index=2F4
Address=080BD000
Size=00000400
Type=111
UFO=111
[Page757]
Name=Page757
Index=2F5
Address=080BD400
Size=00000400
Type=111
UFO=111
[Page758]
Name=Page758
Index=2F6
Address=080BD800
Size=00000400
Type=111
UFO=111
[Page759]
Name=Page759
Index=2F7
Address=080BDC00
Size=00000400
Type=111
UFO=111
[Page760]
Name=Page760
Index=2F8
Address=080BE000
Size=00000400
Type=111
UFO=111
[Page761]
Name=Page761
Index=2F9
Address=080BE400
Size=00000400
Type=111
UFO=111
[Page762]
Name=Page762
Index=2FA
Address=080BE800
Size=00000400
Type=111
UFO=111
[Page763]
Name=Page763
Index=2FB
Address=080BEC00
Size=00000400
Type=111
UFO=111
[Page764]
Name=Page764
Index=2FC
Address=080BF000
Size=00000400
Type=111
UFO=111
[Page765]
Name=Page765
Index=2FD
Address=080BF400
Size=00000400
Type=111
UFO=111
[Page766]
Name=Page766
Index=2FE
Address=080BF800
Size=00000400
Type=111
UFO=111
[Page767]
Name=Page767
Index=2FF
Address=080BFC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM8L_32K.STmap
0,0 → 1,273
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8L_32K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8L_32K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_verL_1.0.s19
1.1 = E_W_ROUTINEs_32K_verL_1.0.s19
;; EEPROM information
[DataEE]
Name=DataEE
Index=20
Address=00001000
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM8L_64K.STmap
0,0 → 1,505
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8L_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8L_64K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_verL_1.0.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=40
Address=00001000
Size=00000400
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=41
Address=00001400
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00010000
Size=00000400
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00010400
Size=00000400
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00010800
Size=00000400
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00010C00
Size=00000400
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=00011000
Size=00000400
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=00011400
Size=00000400
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=00011800
Size=00000400
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=00011C00
Size=00000400
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=00012000
Size=00000400
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=00012400
Size=00000400
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=00012800
Size=00000400
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=00012C00
Size=00000400
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=00013000
Size=00000400
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=00013400
Size=00000400
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=00013800
Size=00000400
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=00013C00
Size=00000400
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00014000
Size=00000400
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00014400
Size=00000400
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00014800
Size=00000400
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00014C00
Size=00000400
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00015000
Size=00000400
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00015400
Size=00000400
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00015800
Size=00000400
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00015C00
Size=00000400
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00016000
Size=00000400
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00016400
Size=00000400
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00016800
Size=00000400
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00016C00
Size=00000400
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00017000
Size=00000400
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00017400
Size=00000400
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00017800
Size=00000400
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00017C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM8_128K.STmap
0,0 → 1,956
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_128K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_128K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
2.0 = E_W_ROUTINEs_128K_ver_2.0.s19
2.1 = E_W_ROUTINEs_128K_ver_2.1.s19
2.2 = E_W_ROUTINEs_128K_ver_2.2.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=80
Address=00004000
Size=00000400
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=81
Address=00004400
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00010000
Size=00000400
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00010400
Size=00000400
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00010800
Size=00000400
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00010C00
Size=00000400
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=00011000
Size=00000400
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=00011400
Size=00000400
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=00011800
Size=00000400
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=00011C00
Size=00000400
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=00012000
Size=00000400
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=00012400
Size=00000400
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=00012800
Size=00000400
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=00012C00
Size=00000400
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=00013000
Size=00000400
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=00013400
Size=00000400
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=00013800
Size=00000400
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=00013C00
Size=00000400
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00014000
Size=00000400
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00014400
Size=00000400
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00014800
Size=00000400
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00014C00
Size=00000400
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00015000
Size=00000400
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00015400
Size=00000400
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00015800
Size=00000400
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00015C00
Size=00000400
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00016000
Size=00000400
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00016400
Size=00000400
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00016800
Size=00000400
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00016C00
Size=00000400
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00017000
Size=00000400
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00017400
Size=00000400
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00017800
Size=00000400
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00017C00
Size=00000400
Type=111
UFO=111
[SEC64]
Name=SEC64
Index=40
Address=00018000
Size=00000400
Type=111
UFO=111
[SEC65]
Name=SEC65
Index=41
Address=00018400
Size=00000400
Type=111
UFO=111
[SEC66]
Name=SEC66
Index=42
Address=00018800
Size=00000400
Type=111
UFO=111
[SEC67]
Name=SEC67
Index=43
Address=00018C00
Size=00000400
Type=111
UFO=111
[SEC68]
Name=SEC68
Index=44
Address=00019000
Size=00000400
Type=111
UFO=111
[SEC69]
Name=SEC69
Index=45
Address=00019400
Size=00000400
Type=111
UFO=111
[SEC70]
Name=SEC70
Index=46
Address=00019800
Size=00000400
Type=111
UFO=111
[SEC71]
Name=SEC71
Index=47
Address=00019C00
Size=00000400
Type=111
UFO=111
[SEC72]
Name=SEC72
Index=48
Address=0001A000
Size=00000400
Type=111
UFO=111
[SEC73]
Name=SEC73
Index=49
Address=0001A400
Size=00000400
Type=111
UFO=111
[SEC74]
Name=SEC74
Index=4A
Address=0001A800
Size=00000400
Type=111
UFO=111
[SEC75]
Name=SEC75
Index=4B
Address=0001AC00
Size=00000400
Type=111
UFO=111
[SEC76]
Name=SEC76
Index=4C
Address=0001B000
Size=00000400
Type=111
UFO=111
[SEC77]
Name=SEC77
Index=4D
Address=0001B400
Size=00000400
Type=111
UFO=111
[SEC78]
Name=SEC78
Index=4E
Address=0001B800
Size=00000400
Type=111
UFO=111
[SEC79]
Name=SEC79
Index=4F
Address=0001BC00
Size=00000400
Type=111
UFO=111
[SEC80]
Name=SEC80
Index=50
Address=0001C000
Size=00000400
Type=111
UFO=111
[SEC81]
Name=SEC81
Index=51
Address=0001C400
Size=00000400
Type=111
UFO=111
[SEC82]
Name=SEC82
Index=52
Address=0001C800
Size=00000400
Type=111
UFO=111
[SEC83]
Name=SEC83
Index=53
Address=0001CC00
Size=00000400
Type=111
UFO=111
[SEC84]
Name=SEC84
Index=54
Address=0001D000
Size=00000400
Type=111
UFO=111
[SEC85]
Name=SEC85
Index=55
Address=0001D400
Size=00000400
Type=111
UFO=111
[SEC86]
Name=SEC86
Index=56
Address=0001D800
Size=00000400
Type=111
UFO=111
[SEC87]
Name=SEC87
Index=57
Address=0001DC00
Size=00000400
Type=111
UFO=111
[SEC88]
Name=SEC88
Index=58
Address=0001E000
Size=00000400
Type=111
UFO=111
[SEC89]
Name=SEC89
Index=59
Address=0001E400
Size=00000400
Type=111
UFO=111
[SEC90]
Name=SEC90
Index=5A
Address=0001E800
Size=00000400
Type=111
UFO=111
[SEC91]
Name=SEC91
Index=5B
Address=0001EC00
Size=00000400
Type=111
UFO=111
[SEC92]
Name=SEC92
Index=5C
Address=0001F000
Size=00000400
Type=111
UFO=111
[SEC93]
Name=SEC93
Index=5D
Address=0001F400
Size=00000400
Type=111
UFO=111
[SEC94]
Name=SEC94
Index=5E
Address=0001F800
Size=00000400
Type=111
UFO=111
[SEC95]
Name=SEC95
Index=5F
Address=0001FC00
Size=00000400
Type=111
UFO=111
[SEC96]
Name=SEC96
Index=60
Address=00020000
Size=00000400
Type=111
UFO=111
[SEC97]
Name=SEC97
Index=61
Address=00020400
Size=00000400
Type=111
UFO=111
[SEC98]
Name=SEC98
Index=62
Address=00020800
Size=00000400
Type=111
UFO=111
[SEC99]
Name=SEC99
Index=63
Address=00020C00
Size=00000400
Type=111
UFO=111
[SEC100]
Name=SEC100
Index=64
Address=00021000
Size=00000400
Type=111
UFO=111
[SEC101]
Name=SEC101
Index=65
Address=00021400
Size=00000400
Type=111
UFO=111
[SEC102]
Name=SEC102
Index=66
Address=00021800
Size=00000400
Type=111
UFO=111
[SEC103]
Name=SEC103
Index=67
Address=00021C00
Size=00000400
Type=111
UFO=111
[SEC104]
Name=SEC104
Index=68
Address=00022000
Size=00000400
Type=111
UFO=111
[SEC105]
Name=SEC105
Index=69
Address=00022400
Size=00000400
Type=111
UFO=111
[SEC106]
Name=SEC106
Index=6A
Address=00022800
Size=00000400
Type=111
UFO=111
[SEC107]
Name=SEC107
Index=6B
Address=00022C00
Size=00000400
Type=111
UFO=111
[SEC108]
Name=SEC108
Index=6C
Address=00023000
Size=00000400
Type=111
UFO=111
[SEC109]
Name=SEC109
Index=6D
Address=00023400
Size=00000400
Type=111
UFO=111
[SEC110]
Name=SEC110
Index=6E
Address=00023800
Size=00000400
Type=111
UFO=111
[SEC111]
Name=SEC111
Index=6F
Address=00023C00
Size=00000400
Type=111
UFO=111
[SEC112]
Name=SEC112
Index=70
Address=00024000
Size=00000400
Type=111
UFO=111
[SEC113]
Name=SEC113
Index=71
Address=00024400
Size=00000400
Type=111
UFO=111
[SEC114]
Name=SEC114
Index=72
Address=00024800
Size=00000400
Type=111
UFO=111
[SEC115]
Name=SEC115
Index=73
Address=00024C00
Size=00000400
Type=111
UFO=111
[SEC116]
Name=SEC116
Index=74
Address=00025000
Size=00000400
Type=111
UFO=111
[SEC117]
Name=SEC117
Index=75
Address=00025400
Size=00000400
Type=111
UFO=111
[SEC118]
Name=SEC118
Index=76
Address=00025800
Size=00000400
Type=111
UFO=111
[SEC119]
Name=SEC119
Index=77
Address=00025C00
Size=00000400
Type=111
UFO=111
[SEC120]
Name=SEC120
Index=78
Address=00026000
Size=00000400
Type=111
UFO=111
[SEC121]
Name=SEC121
Index=79
Address=00026400
Size=00000400
Type=111
UFO=111
[SEC122]
Name=SEC122
Index=7A
Address=00026800
Size=00000400
Type=111
UFO=111
[SEC123]
Name=SEC123
Index=7B
Address=00026C00
Size=00000400
Type=111
UFO=111
[SEC124]
Name=SEC124
Index=7C
Address=00027000
Size=00000400
Type=111
UFO=111
[SEC125]
Name=SEC125
Index=7D
Address=00027400
Size=00000400
Type=111
UFO=111
[SEC126]
Name=SEC126
Index=7E
Address=00027800
Size=00000400
Type=111
UFO=111
[SEC127]
Name=SEC127
Index=7F
Address=00027C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM8_16K.STmap
0,0 → 1,161
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_16K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_16K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_ver_1.0.s19
1.2 = E_W_ROUTINEs_32K_ver_1.2.s19
;; EEPROM information
[DataEE]
Name=DataEE
Index=20
Address=00004000
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM8_256K.STmap
0,0 → 1,953
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_256K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_256K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_256K_ver_1.0.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=80
Address=00003800
Size=00000800
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=81
Address=00004000
Size=00000800
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000800
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008800
Size=00000800
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00009000
Size=00000800
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00009800
Size=00000800
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=0000A000
Size=00000800
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=0000A800
Size=00000800
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=0000B000
Size=00000800
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=0000B800
Size=00000800
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000C000
Size=00000800
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000C800
Size=00000800
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000D000
Size=00000800
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000D800
Size=00000800
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000E000
Size=00000800
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000E800
Size=00000800
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000F000
Size=00000800
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000F800
Size=00000800
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=00010000
Size=00000800
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=00010800
Size=00000800
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=00011000
Size=00000800
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=00011800
Size=00000800
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=00012000
Size=00000800
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=00012800
Size=00000800
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=00013000
Size=00000800
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=00013800
Size=00000800
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=00014000
Size=00000800
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=00014800
Size=00000800
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=00015000
Size=00000800
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=00015800
Size=00000800
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=00016000
Size=00000800
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=00016800
Size=00000800
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=00017000
Size=00000800
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=00017800
Size=00000800
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00018000
Size=00000800
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00018800
Size=00000800
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00019000
Size=00000800
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00019800
Size=00000800
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=0001A000
Size=00000800
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=0001A800
Size=00000800
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=0001B000
Size=00000800
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=0001B800
Size=00000800
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=0001C000
Size=00000800
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=0001C800
Size=00000800
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=0001D000
Size=00000800
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=0001D800
Size=00000800
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=0001E000
Size=00000800
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=0001E800
Size=00000800
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=0001F000
Size=00000800
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=0001F800
Size=00000800
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00020000
Size=00000800
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00020800
Size=00000800
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00021000
Size=00000800
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00021800
Size=00000800
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00022000
Size=00000800
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00022800
Size=00000800
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00023000
Size=00000800
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00023800
Size=00000800
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00024000
Size=00000800
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00024800
Size=00000800
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00025000
Size=00000800
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00025800
Size=00000800
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00026000
Size=00000800
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00026800
Size=00000800
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00027000
Size=00000800
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00027800
Size=00000800
Type=111
UFO=111
[SEC64]
Name=SEC64
Index=40
Address=00028000
Size=00000800
Type=111
UFO=111
[SEC65]
Name=SEC65
Index=41
Address=00028800
Size=00000800
Type=111
UFO=111
[SEC66]
Name=SEC66
Index=42
Address=00029000
Size=00000800
Type=111
UFO=111
[SEC67]
Name=SEC67
Index=43
Address=00029800
Size=00000800
Type=111
UFO=111
[SEC68]
Name=SEC68
Index=44
Address=0002A000
Size=00000800
Type=111
UFO=111
[SEC69]
Name=SEC69
Index=45
Address=0002A800
Size=00000800
Type=111
UFO=111
[SEC70]
Name=SEC70
Index=46
Address=0002B000
Size=00000800
Type=111
UFO=111
[SEC71]
Name=SEC71
Index=47
Address=0002B800
Size=00000800
Type=111
UFO=111
[SEC72]
Name=SEC72
Index=48
Address=0002C000
Size=00000800
Type=111
UFO=111
[SEC73]
Name=SEC73
Index=49
Address=0002C800
Size=00000800
Type=111
UFO=111
[SEC74]
Name=SEC74
Index=4A
Address=0002D000
Size=00000800
Type=111
UFO=111
[SEC75]
Name=SEC75
Index=4B
Address=0002D800
Size=00000800
Type=111
UFO=111
[SEC76]
Name=SEC76
Index=4C
Address=0002E000
Size=00000800
Type=111
UFO=111
[SEC77]
Name=SEC77
Index=4D
Address=0002E800
Size=00000800
Type=111
UFO=111
[SEC78]
Name=SEC78
Index=4E
Address=0002F000
Size=00000800
Type=111
UFO=111
[SEC79]
Name=SEC79
Index=4F
Address=0002F800
Size=00000800
Type=111
UFO=111
[SEC80]
Name=SEC80
Index=50
Address=00030000
Size=00000800
Type=111
UFO=111
[SEC81]
Name=SEC81
Index=51
Address=00030800
Size=00000800
Type=111
UFO=111
[SEC82]
Name=SEC82
Index=52
Address=00031000
Size=00000800
Type=111
UFO=111
[SEC83]
Name=SEC83
Index=53
Address=00031800
Size=00000800
Type=111
UFO=111
[SEC84]
Name=SEC84
Index=54
Address=00032000
Size=00000800
Type=111
UFO=111
[SEC85]
Name=SEC85
Index=55
Address=00032800
Size=00000800
Type=111
UFO=111
[SEC86]
Name=SEC86
Index=56
Address=00033000
Size=00000800
Type=111
UFO=111
[SEC87]
Name=SEC87
Index=57
Address=00033800
Size=00000800
Type=111
UFO=111
[SEC88]
Name=SEC88
Index=58
Address=00034000
Size=00000800
Type=111
UFO=111
[SEC89]
Name=SEC89
Index=59
Address=00034800
Size=00000800
Type=111
UFO=111
[SEC90]
Name=SEC90
Index=5A
Address=00035000
Size=00000800
Type=111
UFO=111
[SEC91]
Name=SEC91
Index=5B
Address=00035800
Size=00000800
Type=111
UFO=111
[SEC92]
Name=SEC92
Index=5C
Address=00036000
Size=00000800
Type=111
UFO=111
[SEC93]
Name=SEC93
Index=5D
Address=00036800
Size=00000800
Type=111
UFO=111
[SEC94]
Name=SEC94
Index=5E
Address=00037000
Size=00000800
Type=111
UFO=111
[SEC95]
Name=SEC95
Index=5F
Address=00037800
Size=00000800
Type=111
UFO=111
[SEC96]
Name=SEC96
Index=60
Address=00038000
Size=00000800
Type=111
UFO=111
[SEC97]
Name=SEC97
Index=61
Address=00038800
Size=00000800
Type=111
UFO=111
[SEC98]
Name=SEC98
Index=62
Address=00039000
Size=00000800
Type=111
UFO=111
[SEC99]
Name=SEC99
Index=63
Address=00039800
Size=00000800
Type=111
UFO=111
[SEC100]
Name=SEC100
Index=64
Address=0003A000
Size=00000800
Type=111
UFO=111
[SEC101]
Name=SEC101
Index=65
Address=0003A800
Size=00000800
Type=111
UFO=111
[SEC102]
Name=SEC102
Index=66
Address=0003B000
Size=00000800
Type=111
UFO=111
[SEC103]
Name=SEC103
Index=67
Address=0003B800
Size=00000800
Type=111
UFO=111
[SEC104]
Name=SEC104
Index=68
Address=0003C000
Size=00000800
Type=111
UFO=111
[SEC105]
Name=SEC105
Index=69
Address=0003C800
Size=00000800
Type=111
UFO=111
[SEC106]
Name=SEC106
Index=6A
Address=0003D000
Size=00000800
Type=111
UFO=111
[SEC107]
Name=SEC107
Index=6B
Address=0003D800
Size=00000800
Type=111
UFO=111
[SEC108]
Name=SEC108
Index=6C
Address=0003E000
Size=00000800
Type=111
UFO=111
[SEC109]
Name=SEC109
Index=6D
Address=0003E800
Size=00000800
Type=111
UFO=111
[SEC110]
Name=SEC110
Index=6E
Address=0003F000
Size=00000800
Type=111
UFO=111
[SEC111]
Name=SEC111
Index=6F
Address=0003F800
Size=00000800
Type=111
UFO=111
[SEC112]
Name=SEC112
Index=70
Address=00040000
Size=00000800
Type=111
UFO=111
[SEC113]
Name=SEC113
Index=71
Address=00040800
Size=00000800
Type=111
UFO=111
[SEC114]
Name=SEC114
Index=72
Address=00041000
Size=00000800
Type=111
UFO=111
[SEC115]
Name=SEC115
Index=73
Address=00041800
Size=00000800
Type=111
UFO=111
[SEC116]
Name=SEC116
Index=74
Address=00042000
Size=00000800
Type=111
UFO=111
[SEC117]
Name=SEC117
Index=75
Address=00042800
Size=00000800
Type=111
UFO=111
[SEC118]
Name=SEC118
Index=76
Address=00043000
Size=00000800
Type=111
UFO=111
[SEC119]
Name=SEC119
Index=77
Address=00043800
Size=00000800
Type=111
UFO=111
[SEC120]
Name=SEC120
Index=78
Address=00044000
Size=00000800
Type=111
UFO=111
[SEC121]
Name=SEC121
Index=79
Address=00044800
Size=00000800
Type=111
UFO=111
[SEC122]
Name=SEC122
Index=7A
Address=00045000
Size=00000800
Type=111
UFO=111
[SEC123]
Name=SEC123
Index=7B
Address=00045800
Size=00000800
Type=111
UFO=111
[SEC124]
Name=SEC124
Index=7C
Address=00046000
Size=00000800
Type=111
UFO=111
[SEC125]
Name=SEC125
Index=7D
Address=00046800
Size=00000800
Type=111
UFO=111
[SEC126]
Name=SEC126
Index=7E
Address=00047000
Size=00000800
Type=111
UFO=111
[SEC127]
Name=SEC127
Index=7F
Address=00047800
Size=00000800
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM8_32K.STmap
0,0 → 1,275
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_32K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_32K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
1.0 = E_W_ROUTINEs_32K_ver_1.0.s19
1.2 = E_W_ROUTINEs_32K_ver_1.2.s19
1.3 = E_W_ROUTINEs_32K_ver_1.3.s19
1.4 = E_W_ROUTINEs_32K_ver_1.4.s19
;; EEPROM information
[DataEE]
Name=DataEE
Index=20
Address=00004000
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STM8_64K.STmap
0,0 → 1,507
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STM8_64K.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STM8_64K
FlashSize=FFFF
RAMSize=FFFF
PacketSize=80
ACKVAL=79
MAPNAME=sectors
PagesPerSector=2
family = 3
;; Erase Write Routines files /* BL_VER = FileName */
2.0 = E_W_ROUTINEs_128K_ver_2.0.s19
2.1 = E_W_ROUTINEs_128K_ver_2.1.s19
;; EEPROM information
[DataEE0]
Name=DataEE0
Index=80
Address=00004000
Size=00000400
Type=111
UFO=111
[DataEE1]
Name=DataEE1
Index=81
Address=00004400
Size=00000400
Type=111
UFO=111
;; OPTION bytes information
[OptBytes]
Name=OptBytes
Address=00004800
Size=00000080
Type=101
UFO=111
;; Flash information
[SEC0]
Name=SEC0
Index=00
Address=00008000
Size=00000400
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00008400
Size=00000400
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00008800
Size=00000400
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00008C00
Size=00000400
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00009000
Size=00000400
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00009400
Size=00000400
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00009800
Size=00000400
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00009C00
Size=00000400
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0000A000
Size=00000400
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0000A400
Size=00000400
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=0000A800
Size=00000400
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=0000AC00
Size=00000400
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=0000B000
Size=00000400
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=0000B400
Size=00000400
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=0000B800
Size=00000400
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=0000BC00
Size=00000400
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=0000C000
Size=00000400
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=0000C400
Size=00000400
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=0000C800
Size=00000400
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=0000CC00
Size=00000400
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=0000D000
Size=00000400
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=0000D400
Size=00000400
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=0000D800
Size=00000400
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=0000DC00
Size=00000400
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=0000E000
Size=00000400
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=0000E400
Size=00000400
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=0000E800
Size=00000400
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=0000EC00
Size=00000400
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=0000F000
Size=00000400
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=0000F400
Size=00000400
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=0000F800
Size=00000400
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=0000FC00
Size=00000400
Type=111
UFO=111
[SEC32]
Name=SEC32
Index=20
Address=00010000
Size=00000400
Type=111
UFO=111
[SEC33]
Name=SEC33
Index=21
Address=00010400
Size=00000400
Type=111
UFO=111
[SEC34]
Name=SEC34
Index=22
Address=00010800
Size=00000400
Type=111
UFO=111
[SEC35]
Name=SEC35
Index=23
Address=00010C00
Size=00000400
Type=111
UFO=111
[SEC36]
Name=SEC36
Index=24
Address=00011000
Size=00000400
Type=111
UFO=111
[SEC37]
Name=SEC37
Index=25
Address=00011400
Size=00000400
Type=111
UFO=111
[SEC38]
Name=SEC38
Index=26
Address=00011800
Size=00000400
Type=111
UFO=111
[SEC39]
Name=SEC39
Index=27
Address=00011C00
Size=00000400
Type=111
UFO=111
[SEC40]
Name=SEC40
Index=28
Address=00012000
Size=00000400
Type=111
UFO=111
[SEC41]
Name=SEC41
Index=29
Address=00012400
Size=00000400
Type=111
UFO=111
[SEC42]
Name=SEC42
Index=2A
Address=00012800
Size=00000400
Type=111
UFO=111
[SEC43]
Name=SEC43
Index=2B
Address=00012C00
Size=00000400
Type=111
UFO=111
[SEC44]
Name=SEC44
Index=2C
Address=00013000
Size=00000400
Type=111
UFO=111
[SEC45]
Name=SEC45
Index=2D
Address=00013400
Size=00000400
Type=111
UFO=111
[SEC46]
Name=SEC46
Index=2E
Address=00013800
Size=00000400
Type=111
UFO=111
[SEC47]
Name=SEC47
Index=2F
Address=00013C00
Size=00000400
Type=111
UFO=111
[SEC48]
Name=SEC48
Index=30
Address=00014000
Size=00000400
Type=111
UFO=111
[SEC49]
Name=SEC49
Index=31
Address=00014400
Size=00000400
Type=111
UFO=111
[SEC50]
Name=SEC50
Index=32
Address=00014800
Size=00000400
Type=111
UFO=111
[SEC51]
Name=SEC51
Index=33
Address=00014C00
Size=00000400
Type=111
UFO=111
[SEC52]
Name=SEC52
Index=34
Address=00015000
Size=00000400
Type=111
UFO=111
[SEC53]
Name=SEC53
Index=35
Address=00015400
Size=00000400
Type=111
UFO=111
[SEC54]
Name=SEC54
Index=36
Address=00015800
Size=00000400
Type=111
UFO=111
[SEC55]
Name=SEC55
Index=37
Address=00015C00
Size=00000400
Type=111
UFO=111
[SEC56]
Name=SEC56
Index=38
Address=00016000
Size=00000400
Type=111
UFO=111
[SEC57]
Name=SEC57
Index=39
Address=00016400
Size=00000400
Type=111
UFO=111
[SEC58]
Name=SEC58
Index=3A
Address=00016800
Size=00000400
Type=111
UFO=111
[SEC59]
Name=SEC59
Index=3B
Address=00016C00
Size=00000400
Type=111
UFO=111
[SEC60]
Name=SEC60
Index=3C
Address=00017000
Size=00000400
Type=111
UFO=111
[SEC61]
Name=SEC61
Index=3D
Address=00017400
Size=00000400
Type=111
UFO=111
[SEC62]
Name=SEC62
Index=3E
Address=00017800
Size=00000400
Type=111
UFO=111
[SEC63]
Name=SEC63
Index=3F
Address=00017C00
Size=00000400
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STR750F.STmap
0,0 → 1,104
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR750F.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR750F
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=75
MAPNAME=Sectors
PagesPerSector = 1
family = 2;
[B0F0]
Name=B0F0 ;; page or sector name
Index=0 ;; page or sector code
Address=20000000 ;; start address (hexa format)
Size=2000 ;; size (hexa format)
Type=111 ;; reserved
UFO=1 ;; reserved
[B0F1]
Name=B0F1
Index=1
Address=20002000
Size=2000
Type=111
UFO=1
[B0F2]
Name=B0F2
Index=2
Address=20004000
Size=2000
Type=111
UFO=1
[B0F3]
Name=B0F3
Index=3
Address=20006000
Size=2000
Type=111
UFO=1
[B0F4]
Name=B0F4
Index=4
Address=20008000
Size=8000
Type=111
UFO=1
[B0F5]
Name=B0F5
Index=5
Address=20010000
Size=10000
Type=111
UFO=1
[B0F6]
Name=B0F6
Index=6
Address=20020000
Size=10000
Type=111
UFO=1
[B0F7]
Name=B0F7
Index=7
Address=20030000
Size=10000
Type=111
UFO=1
[B1F0]
Name=B1F0
Index=10
Address=200C0000
Size=2000
Type=111
UFO=1
[B1F1]
Name=B1F1
Index=11
Address=200C2000
Size=2000
Type=111
UFO=1

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STR91xFA.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFA.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFA
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00200000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00210000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00220000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00230000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00240000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00250000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00260000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00270000
Size=00010000
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=00280000
Size=00010000
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=00290000
Size=00010000
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=002A0000
Size=00010000
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=002B0000
Size=00010000
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=002C0000
Size=00010000
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=002D0000
Size=00010000
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=002E0000
Size=00010000
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=002F0000
Size=00010000
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=00300000
Size=00010000
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=00310000
Size=00010000
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=00320000
Size=00010000
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=00330000
Size=00010000
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=00340000
Size=00010000
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=00350000
Size=00010000
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=00360000
Size=00010000
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=00370000
Size=00010000
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=00380000
Size=00010000
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=00390000
Size=00010000
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=003A0000
Size=00010000
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=003B0000
Size=00010000
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=003C0000
Size=00010000
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=003D0000
Size=00010000
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=003E0000
Size=00010000
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=003F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STR91xFAWy2.STmap
0,0 → 1,55
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy2.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy2
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00080000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00090000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=000A0000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=000B0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STR91xFAWy4.STmap
0,0 → 1,81
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy4.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy4
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00080000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00090000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=000A0000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=000B0000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=000C0000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=000D0000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=000E0000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=000F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STR91xFAWy6.STmap
0,0 → 1,138
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy6.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy6
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=0200000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=0210000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=0220000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=0230000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=0240000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=0250000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=0260000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=0270000
Size=00010000
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=0280000
Size=00010000
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=0290000
Size=00010000
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=02A0000
Size=00010000
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=02B0000
Size=00010000
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=02C0000
Size=00010000
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=02D0000
Size=00010000
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=02E0000
Size=00010000
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=02F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/Map/STR91xFAWy7.STmap
0,0 → 1,250
;;******************** (C) COPYRIGHT 2010 STMicroelectronics ********************
;;* File Name : STR91xFAWy7.STmap
;;* Author : MCD Application Team
;;* Version : V2.2.0
;;* Date : 05/03/2010
;;* Description : memory mapping
;;********************************************************************************
;;* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
;;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
;;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
;;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
;;* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
;;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
;;********************************************************************************
[Product]
Name=STR91xFAWy7
PID=25966041
FlashSize=FFFF
RAMSize=FFFF
PacketSize=FF
ACKVAL=79
MAPNAME=Sectors
PagesPerSector = 1
family = 4;
[SEC0]
Name=SEC0
Index=00
Address=00200000
Size=00010000
Type=111
UFO=111
[SEC1]
Name=SEC1
Index=01
Address=00210000
Size=00010000
Type=111
UFO=111
[SEC2]
Name=SEC2
Index=02
Address=00220000
Size=00010000
Type=111
UFO=111
[SEC3]
Name=SEC3
Index=03
Address=00230000
Size=00010000
Type=111
UFO=111
[SEC4]
Name=SEC4
Index=04
Address=00240000
Size=00010000
Type=111
UFO=111
[SEC5]
Name=SEC5
Index=05
Address=00250000
Size=00010000
Type=111
UFO=111
[SEC6]
Name=SEC6
Index=06
Address=00260000
Size=00010000
Type=111
UFO=111
[SEC7]
Name=SEC7
Index=07
Address=00270000
Size=00010000
Type=111
UFO=111
[SEC8]
Name=SEC8
Index=08
Address=00280000
Size=00010000
Type=111
UFO=111
[SEC9]
Name=SEC9
Index=09
Address=00290000
Size=00010000
Type=111
UFO=111
[SEC10]
Name=SEC10
Index=0A
Address=002A0000
Size=00010000
Type=111
UFO=111
[SEC11]
Name=SEC11
Index=0B
Address=002B0000
Size=00010000
Type=111
UFO=111
[SEC12]
Name=SEC12
Index=0C
Address=002C0000
Size=00010000
Type=111
UFO=111
[SEC13]
Name=SEC13
Index=0D
Address=002D0000
Size=00010000
Type=111
UFO=111
[SEC14]
Name=SEC14
Index=0E
Address=002E0000
Size=00010000
Type=111
UFO=111
[SEC15]
Name=SEC15
Index=0F
Address=002F0000
Size=00010000
Type=111
UFO=111
[SEC16]
Name=SEC16
Index=10
Address=00300000
Size=00010000
Type=111
UFO=111
[SEC17]
Name=SEC17
Index=11
Address=00310000
Size=00010000
Type=111
UFO=111
[SEC18]
Name=SEC18
Index=12
Address=00320000
Size=00010000
Type=111
UFO=111
[SEC19]
Name=SEC19
Index=13
Address=00330000
Size=00010000
Type=111
UFO=111
[SEC20]
Name=SEC20
Index=14
Address=00340000
Size=00010000
Type=111
UFO=111
[SEC21]
Name=SEC21
Index=15
Address=00350000
Size=00010000
Type=111
UFO=111
[SEC22]
Name=SEC22
Index=16
Address=00360000
Size=00010000
Type=111
UFO=111
[SEC23]
Name=SEC23
Index=17
Address=00370000
Size=00010000
Type=111
UFO=111
[SEC24]
Name=SEC24
Index=18
Address=00380000
Size=00010000
Type=111
UFO=111
[SEC25]
Name=SEC25
Index=19
Address=00390000
Size=00010000
Type=111
UFO=111
[SEC26]
Name=SEC26
Index=1A
Address=003A0000
Size=00010000
Type=111
UFO=111
[SEC27]
Name=SEC27
Index=1B
Address=003B0000
Size=00010000
Type=111
UFO=111
[SEC28]
Name=SEC28
Index=1C
Address=003C0000
Size=00010000
Type=111
UFO=111
[SEC29]
Name=SEC29
Index=1D
Address=003D0000
Size=00010000
Type=111
UFO=111
[SEC30]
Name=SEC30
Index=1E
Address=003E0000
Size=00010000
Type=111
UFO=111
[SEC31]
Name=SEC31
Index=1F
Address=003F0000
Size=00010000
Type=111
UFO=111

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_128K_ver_2.0.s19
0,0 → 1,19
S0090000424C2E736D3723
S11300A05F3F907209008E16CD6087B690E7005CC2
S11300B04CB790A18226F1A681B7885F3F90E600F5
S11300C0A18026073F8AAE4000203FA18126073F3A
S11300D08AAE44002034A120240E3F8AAE00804220
S11300E05858581C80002022A1602411A020AE0082
S11300F08042585858A601B78A200F20C1A060AE8C
S1130100008042585858A602B78A905FCD60879EF7
S1130110B78B9FB78CA620C7505B43C7505C4F92E8
S1130120BD008A5C9FB78C4F92BD008A5C9FB78CE0
S11301304F92BD008A5C9FB78C4F92BD008A7205B6
S1130140505FFB90A30007270A905C1D00031C006E
S11301508020B9B690B18827085F3C90B69097206C
S11301609A815F720D008E1A720000980BA601C767
S1130170505B43C7505C200A3581505B357E505C30
S11301803F98CD6087F692A7008A720C008E0572A4
S113019005505FFB9FB18827035C20E6720D008E3B
S10A01A0057205505FFB81AD
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_128K_ver_2.1.s19
0,0 → 1,24
S00F000044656275675C424C2E736D38D9
S11300A05F3F903F9C7209008E16CD608CB690E73E
S11300B0005C4CB790A18226F1A681B7885F3F907F
S11300C0E600A18026073F8AAE4000203DA181269C
S11300D0073F8AAE44002032A120240E3F8AAE009E
S11300E080425858581C80002020A160240FA02072
S11300F0AE008042585858A601B78A200DA060AEC1
S1130100008042585858A602B78A905FCD608C9EF2
S1130110B78B9FB78CA620C7505B43C7505C4F92E8
S1130120BD008A5C9FB78C4F92BD008A5C9FB78CE0
S11301304F92BD008A5C9FB78C4F92BD008A7200BB
S1130140505F077205505FFB20047210009C90A35F
S11301500007270A905C1D00031C008020AEB690A7
S1130160B188271B5F3C90B69097CC00C09D9D9DA5
S11301709D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81C7
S1130180CD608C5F3F9D720D008E18720000980B3D
S1130190A601C7505B43C7505C20083581505B35CE
S11301A07E505C3F98F692A7008A720C008E137200
S11301B000505F077205505FFB20047210009DCD54
S11301C0608C9FB18827035C20DB720D008E107257
S11301D000505F077205505FFB20247210009D20C1
S11301E01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DBA
S11301F09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8147
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_128K_ver_2.2.s19
0,0 → 1,12
S12300A05F3F903F9B7209008E16CD608AB690E7005C4CB790A18226F1A681B7885F3F9074
S12300C0E600A18026073F8AAE4000203DA18126073F8AAE44002032A120240E3F8AAE000E
S12300E080425858581C80002020A160240FA020AE008042585858A601B78A200DA060AE27
S1230100008042585858A602B78A905FCD608A9EB78B9FB78CA620C7505B43C7505C4F92F1
S1230120BD008A5C9FB78C4F92BD008A5C9FB78C4F92BD008A5C9FB78C4F92BD008A7200D0
S1230140505F077205505FFB20047210009B90A30007270A905C1D00031C008020AEB6905C
S1230160B188271B5F3C90B69097CC00C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81E1
S1230180CD608A5F3F9C720D008E18720000980BA601C7505B43C7505C20083581505B35A3
S12301A07E505C3F98F692A7008A720C008E137200505F077205505FFB20047210009CCD0A
S12301C0608A9FB18827035C20DB720D008E107200505F077205505FFB20247210009C20F0
S12301E01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F6
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_256K_ver_1.0.s19
0,0 → 1,22
S00F000044656275675C626C2E736D3899
S11300A05F3F907209008E16CD6097B690E7005CB2
S11300B04CB790A18226F1A681B7885F3F90E600F5
S11300C0A18026073F8AAE38002068A18126073F19
S11300D08AAE4000205DA110240F3F8AAE0080420A
S11300E0585858581C8000204AA1302410A010AE43
S11300F000804258585858A601B78A2036A1502487
S113010010A030AE00804258585858A602B78A2032
S113011022A1702410A050AE00804258585858A60E
S113012003B78A200EA070AE00804258585858A6D3
S113013004B78A905FCD60979EB78B9FB78CA6203B
S1130140C7505B43C7505C4F92BD008A5C9FB78C1D
S11301504F92BD008A5C9FB78C4F92BD008A5C9F12
S1130160B78C4F92BD008A7205505FFB90A3000FBD
S1130170270A905C1D00031C008020B9B690B1884A
S113018027095F3C90B69097CC00BE815F720D004A
S11301908E18720000980BA601C7505B43C7505CD1
S11301A020083581505B357E505C3F98CD6097F6D2
S11301B092A7008A720C008E057205505FFB9FB1F6
S11301C08827035C20E6720D008E057205505FFBE4
S10401D081A9
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_32K_verL_1.0.s19
--- RS232_bootloader/STM8_Routines/E_W_ROUTINEs_32K_ver_1.0.s19 (nonexistent)
+++ RS232_bootloader/STM8_Routines/E_W_ROUTINEs_32K_ver_1.0.s19 (revision 3120)
@@ -0,0 +1,16 @@
+S00F000044656275675C626C2E736D3899
+S11300A05F3F907209008E16CD605FB690E7005CEA
+S11300B04CB790A12126F1A620B7885F3F90E600B7
+S11300C0A12026073F8AAE4000200C3F8AAE008064
+S11300D0425858581C8000905FCD605F9EB78B9F3C
+S11300E0B78CA620C7505B43C7505C4F92BD008AB3
+S11300F05C9FB78C4F92BD008A5C9FB78C4F92BDBA
+S1130100008A5C9FB78C4F92BD008A7205505FFBDA
+S113011090A30007270A905C1D00031C008020B9EF
+S1130120B690B18827085F3C90B690972090815F85
+S1130130720D008E1A720000940BA601C7505B4327
+S1130140C7505C200A3581505B357E505C3F94CDAE
+S1130150605FF692A7008A720C008E057205505FEC
+S1130160FB9FB18827035C20E6720D008E057205A3
+S1070170505FFB815C
+S903FFFFFE
\ No newline at end of file

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_32K_ver_1.2.s19
0,0 → 1,21
S00F000044656275675C626C2E736D3899
S11300A05F3F903F977209008E16CD606DB690E762
S11300B0005C4CB790A12126F1A620B7885F3F9041
S11300C0E600A12026073F8AAE4000200C3F8AAEFE
S11300D00080425858581C8000905FCD606D9EB7D8
S11300E08B9FB78CA620C7505B43C7505C4F92BD13
S11300F0008A5C9FB78C4F92BD008A5C9FB78C4F7F
S113010092BD008A5C9FB78C4F92BD008A720050EA
S11301105F077205505FFB20047210009790A300E4
S113012007270A905C1D00031C008020AEB690B126
S113013088271C5F3C90B69097CC00C09D9D9D9DE8
S11301409D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F7
S1130150CD606D5F3F98720D008E18720000940B95
S1130160A601C7505B43C7505C20083581505B35FE
S11301707E505C3F94CD606DF692A7008A720C00AD
S11301808E137200505F077205505FFB20047210DB
S11301900098CD606D9FB18827035C20D8720D0054
S11301A08E107200505F077205505FFB20217210A1
S11301B00098201B9D9D9D9D9D9D9D9D9D9D9D9D0C
S11301C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8177
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_32K_ver_1.3.s19
0,0 → 1,21
S00F000044656275675C626C2E736D3899
S11300A05F3F903F967209008E16CD6065B690E76B
S11300B0005C4CB790A12126F1A620B7885F3F9041
S11300C0E600A12026073F8AAE4000200C3F8AAEFE
S11300D00080425858581C8000905FCD60659EB7E0
S11300E08B9FB78CA620C7505B43C7505C4F92BD13
S11300F0008A5C9FB78C4F92BD008A5C9FB78C4F7F
S113010092BD008A5C9FB78C4F92BD008A720050EA
S11301105F077205505FFB20047210009690A300E5
S113012007270A905C1D00031C008020AEB690B126
S113013088271C5F3C90B69097CC00C09D9D9D9DE8
S11301409D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F7
S1130150CD60655F3F97720D008E18720000940B9E
S1130160A601C7505B43C7505C20083581505B35FE
S11301707E505C3F94F692A7008A720C008E137234
S113018000505F077205505FFB200472100097CD8A
S113019060659FB18827035C20DB720D008E1072AE
S11301A000505F077205505FFB20247210009720F7
S11301B01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DEA
S11301C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8177
S903FFFFFE

/Modules/ARM/STM32F10xRxT01A/SW/RS232_bootloader/STM8_Routines/E_W_ROUTINEs_32K_ver_1.4.s19
0,0 → 1,20
S11300A05F3F903F967209008E16CD6063B690E76D
S11300B0005C4CB790A12126F1A620B7885F3F9041
S11300C0E600A12026073F8AAE4000200C3F8AAEFE
S11300D00080425858581C8000905FCD60639EB7E2
S11300E08B9FB78CA620C7505B43C7505C4F92BD13
S11300F0008A5C9FB78C4F92BD008A5C9FB78C4F7F
S113010092BD008A5C9FB78C4F92BD008A720050EA
S11301105F077205505FFB20047210009690A300E5
S113012007270A905C1D00031C008020AEB690B126
S113013088271C5F3C90B6909720859D9D9D9D9D32
S11301409D9D9D9D9D9D9D9D9D9D9D9D9D9D9D81F7
S1130150CD60635F3F97720D008E18720000940BA0
S1130160A601C7505B43C7505C20083581505B35FE
S11301707E505C3F94F692A7008A720C008E137234
S113018000505F077205505FFB200472100097CD8A
S113019060639FB18827035C20DB720D008E1072B0
S11301A000505F077205505FFB20247210009720F7
S11301B01E9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DEA
S11301C09D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8177
S903FFFFFE