/Modules/Clock/CLKGEN01B/PCB/CLKGEN.pcb
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
/Modules/Clock/CLKGEN01B/SCH/CLKGEN.DSN
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream
/Modules/Clock/CLKGEN01B/SCH/CLKGEN.asc
2,8 → 2,6
*PART*
C1 C-ELYT,10uF@ELYTB
C2 C-ELYT,10uF@ELYTB
C3 C,470nF@C0805
C4 C,470nF@C0805
C5 C,100nF@C0805
C6 C,100nF@C0805
D1 D,1N4007@DO41
29,7 → 27,6
R5 R,0R@R0805
R6 R,4k7@R0805
R7 R,4k7@R0805
R9 R,0R@R0805
U1 SOT223,LM1117MPX@SOT223
U2 Si570,Si570@Si5XX
U3 SO8_150,GTL2002@SO8_150
40,18 → 37,14
J3.2 J3.5 J3.6 U1.1 C1.C C2.C D1.A U2.3
C5.1 D2.A U3.1 C6.1 M1.1 M2.1 M3.1 M4.1
R10.1 R11.1
*SIGNAL* N01155
J2.3 C4.1 U2.5 R11.2
*SIGNAL* N01159
J2.2 C3.1 U2.4 R10.2
*SIGNAL* N01181
J2.6 C3.2
*SIGNAL* N01192
J2.5 C4.2
*SIGNAL* N01163
J2.2 U2.4 R10.2
*SIGNAL* N02020
U2.1 J4.1 J4.2
*SIGNAL* N02024
U2.2 J5.1 J5.2
*SIGNAL* N02141
J2.3 U2.5 R11.2
*SIGNAL* N02853
U3.6 J6.1 J6.2 R4.1 R6.1
*SIGNAL* N02857
59,11 → 52,9
*SIGNAL* N03045
U3.7 U3.8 R3.1 C6.2
*SIGNAL* N03387
R1.1 U3.3 R4.2 R9.1
U2.8 R1.1 U3.3 R4.2
*SIGNAL* N03720
U2.7 R2.1 U3.4 R5.2
*SIGNAL* N08058
U2.8 R9.2
*SIGNAL* VDD
J3.3 J3.4 U1.3 U1.4 C2.A U2.6 C5.2 D2.C
R1.2 R2.2 U3.2