No changes between revisions
| /Modules/CPLD_FPGA/S3AN01B/VHDL/PulseGen/PulseGen.xise |
|---|
| 216,7 → 216,6 |
|---|
| <property xil_pn:name="Priority Encoder Extraction" xil_pn:value="Yes" xil_pn:valueState="default"/> |
| <property xil_pn:name="Produce Verbose Report" xil_pn:value="false" xil_pn:valueState="default"/> |
| <property xil_pn:name="Project Description" xil_pn:value="Pulse Generator from 10ns to 2us." xil_pn:valueState="non-default"/> |
| <property xil_pn:name="Project Generator" xil_pn:value="ProjNav" xil_pn:valueState="default"/> |
| <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/> |
| <property xil_pn:name="RAM Extraction" xil_pn:value="true" xil_pn:valueState="default"/> |
| <property xil_pn:name="RAM Style" xil_pn:value="Auto" xil_pn:valueState="default"/> |
| /Modules/CPLD_FPGA/S3AN01B/VHDL/PulseGen/src/PulseGen.vhd |
|---|
| 1,9 → 1,10 |
|---|
| ---------------------------------------------------------------------------------- |
| -- Company: www.mlab.cz |
| -- Based on code writen by MIHO. |
| -- Engineer: miho, kakl |
| -- |
| -- Create Date: 29/08/2011 |
| -- Design Name: S3AN01A Test Design |
| -- Module Name: PulseGen |
| -- Project Name: PulseGen |
| -- Target Devices: XC3S50AN-4 |
| -- Tool versions: ISE 13.3 |
| 11,7 → 12,7 |
|---|
| -- |
| -- Dependencies: External PS/2 Keyboard has to be connected. |
| -- |
| -- Version: $Id$ |
| -- Revision: 1.00 File Created |
| -- |
| ---------------------------------------------------------------------------------- |
| |
| 157,7 → 158,6 |
|---|
| signal CT0: unsigned(15 downto 0) := X"0000"; -- Timer |
| signal O1: std_logic := '0'; -- Output 1 |
| signal O2: std_logic := '0'; -- Output 2 |
| signal CTburst: unsigned(15 downto 0) := X"0000"; -- Pulse counter |
| |
| -- LED Demo Signals |
| -- ---------------- |
| 352,53 → 352,32 |
|---|
| end if; |
| |
| if PS2_Valid and PS2_Attribs(7)='0' then |
| if PS2_Code = X"74" and T1<2000 then T1<=T1+1; end if; |
| if PS2_Code = X"74" and T1<200 then T1<=T1+1; end if; |
| if PS2_Code = X"6b" and T1>0 then T1<=T1-1; end if; |
| if PS2_Code = X"75" and T2<200 then T2<=T2+1; end if; |
| if PS2_Code = X"72" and T2>0 then T2<=T2-1; end if; |
| CT0<=X"0000"; |
| O1<='0'; |
| O2<='0'; |
| CTburst<=X"0000"; |
| O2<='0'; |
| end if; |
| |
| if PB(0)='1' then |
| T1<=X"0000"; |
| T2<=X"0000"; |
| if CT0=X"F000" then |
| CT0<=X"0000"; |
| else |
| CT0<=CT0+1; |
| end if; |
| |
| if CT0=X"0000" then |
| O1<='1'; |
| end if; |
| |
| if DIPSW(0)='1' then |
| if CT0>X"F000" then |
| CT0<=X"0000"; |
| else |
| CT0<=CT0+1; |
| end if; |
| else |
| if CT0>X"0200" then |
| CT0<=X"0000"; |
| else |
| CT0<=CT0+1; |
| end if; |
| end if; |
| |
| if CTburst>2000 then |
| CTburst<=X"0000"; |
| end if; |
| |
| if (CTburst<1000) or (DIPSW(1)='0') then |
| if CT0=X"0000" then |
| O1<='1'; |
| end if; |
| |
| if CT0=T1+X"0000" then |
| O2<='1'; |
| end if; |
| end if; |
| |
| if CT0=T2+T1+X"0000" then |
| if CT0=T1 then |
| O2<='1'; |
| end if; |
| |
| if CT0=(T2+T1) then |
| O1<='0'; |
| O2<='0'; |
| CTburst<=CTburst+1; |
| end if; |
| |
| end if; |
| 437,9 → 416,6 |
|---|
| B(2) <= O2; |
| DIF2N <= not O2; |
| B(3) <= not O2; |
| |
| VGA_R(0) <= O1; |
| VGA_R(1) <= O2; |
| |
| -- Unused Signals |
| -- ============== |
| Property changes: |
|---|
| Deleted: svn:keywords |
|---|
| -Id |
|---|
| \ No newline at end of property |
|---|