| 1 |
#include <18F4550.h> |
1 |
#include <18F4550.h> |
| 2 |
#device adc=10 |
2 |
#device adc=10 |
| 3 |
|
3 |
|
| 4 |
#FUSES NOWDT //No Watch Dog Timer |
4 |
#FUSES NOWDT //No Watch Dog Timer |
| 5 |
#FUSES WDT128 //Watch Dog Timer uses 1:128 Postscale |
5 |
#FUSES WDT128 //Watch Dog Timer uses 1:128 Postscale |
| 6 |
#FUSES HSPLL //Crystal/Resonator with PLL enabled |
6 |
#FUSES HSPLL //Crystal/Resonator with PLL enabled |
| 7 |
#FUSES NOPROTECT //Code not protected from reading |
7 |
#FUSES NOPROTECT //Code not protected from reading |
| 8 |
#FUSES NOBROWNOUT //No brownout reset |
8 |
#FUSES NOBROWNOUT //No brownout reset |
| 9 |
#FUSES BORV20 //Brownout reset at 2.0V |
9 |
#FUSES BORV20 //Brownout reset at 2.0V |
| 10 |
#FUSES NOPUT //No Power Up Timer |
10 |
#FUSES NOPUT //No Power Up Timer |
| 11 |
#FUSES NOCPD //No EE protection |
11 |
#FUSES NOCPD //No EE protection |
| 12 |
#FUSES STVREN //Stack full/underflow will cause reset |
12 |
#FUSES STVREN //Stack full/underflow will cause reset |
| 13 |
#FUSES NODEBUG //No Debug mode for ICD |
13 |
#FUSES NODEBUG //No Debug mode for ICD |
| 14 |
#FUSES NOLVP //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O |
14 |
#FUSES NOLVP //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O |
| 15 |
#FUSES NOWRT //Program memory not write protected |
15 |
#FUSES NOWRT //Program memory not write protected |
| 16 |
#FUSES NOWRTD //Data EEPROM not write protected |
16 |
#FUSES NOWRTD //Data EEPROM not write protected |
| 17 |
#FUSES IESO //Internal External Switch Over mode enabled |
17 |
#FUSES IESO //Internal External Switch Over mode enabled |
| 18 |
#FUSES FCMEN //Fail-safe clock monitor enabled |
18 |
#FUSES FCMEN //Fail-safe clock monitor enabled |
| 19 |
#FUSES PBADEN //PORTB pins are configured as analog input channels on RESET |
19 |
#FUSES PBADEN //PORTB pins are configured as analog input channels on RESET |
| 20 |
#FUSES NOWRTC //configuration not registers write protected |
20 |
#FUSES NOWRTC //configuration not registers write protected |
| 21 |
#FUSES NOWRTB //Boot block not write protected |
21 |
#FUSES NOWRTB //Boot block not write protected |
| 22 |
#FUSES NOEBTR //Memory not protected from table reads |
22 |
#FUSES NOEBTR //Memory not protected from table reads |
| 23 |
#FUSES NOEBTRB //Boot block not protected from table reads |
23 |
#FUSES NOEBTRB //Boot block not protected from table reads |
| 24 |
#FUSES NOCPB //No Boot Block code protection |
24 |
#FUSES NOCPB //No Boot Block code protection |
| 25 |
#FUSES MCLR //Master Clear pin enabled |
25 |
#FUSES MCLR //Master Clear pin enabled |
| 26 |
#FUSES LPT1OSC //Timer1 configured for low-power operation |
26 |
#FUSES LPT1OSC //Timer1 configured for low-power operation |
| 27 |
#FUSES NOXINST //Extended set extension and Indexed Addressing mode disabled (Legacy mode) |
27 |
#FUSES NOXINST //Extended set extension and Indexed Addressing mode disabled (Legacy mode) |
| 28 |
#FUSES PLL5 //Divide By 5(20MHz oscillator input) |
28 |
#FUSES PLL5 //Divide By 5(20MHz oscillator input) |
| 29 |
#FUSES CPUDIV4 //System Clock by 4 |
29 |
#FUSES CPUDIV4 //System Clock by 4 |
| 30 |
#FUSES USBDIV //USB clock source comes from PLL divide by 2 |
30 |
#FUSES USBDIV //USB clock source comes from PLL divide by 2 |
| 31 |
#FUSES VREGEN //USB voltage regulator enabled |
31 |
#FUSES VREGEN //USB voltage regulator enabled |
| 32 |
#FUSES ICPRT //ICPRT enabled |
32 |
#FUSES ICPRT //ICPRT enabled |
| 33 |
|
33 |
|
| 34 |
#use delay(clock=24000000) |
34 |
#use delay(clock=24000000) |
| 35 |
|
35 |
|