| 1 |
(ExpressProject "" |
1 |
(ExpressProject "" |
| 2 |
(ProjectVersion "19981106") |
2 |
(ProjectVersion "19981106") |
| 3 |
(ProjectType "PCB") |
3 |
(ProjectType "PCB") |
| 4 |
(Folder "Design Resources" |
4 |
(Folder "Design Resources" |
| 5 |
(Folder "Library") |
5 |
(Folder "Library") |
| 6 |
(File ".\nfet4x01b.dsn" |
6 |
(File ".\nfet4x01b.dsn" |
| 7 |
(Type "Schematic Design")) |
7 |
(Type "Schematic Design")) |
| 8 |
(BuildFileAddedOrDeleted "x") |
8 |
(BuildFileAddedOrDeleted "x") |
| 9 |
(CompileFileAddedOrDeleted "x") |
9 |
(CompileFileAddedOrDeleted "x") |
| 10 |
(NoModify) |
10 |
(NoModify) |
| 11 |
(DRC_Scope "0") |
11 |
(DRC_Scope "0") |
| 12 |
(DRC_Action "0") |
12 |
(DRC_Action "0") |
| 13 |
(DRC_Create_Warnings "FALSE") |
13 |
(DRC_Create_Warnings "FALSE") |
| 14 |
(DRC_View_Output "FALSE") |
14 |
(DRC_View_Output "FALSE") |
| 15 |
(DRC_Run_Electrical_Rules "TRUE") |
15 |
(DRC_Run_Electrical_Rules "TRUE") |
| 16 |
(DRC_Run_Physical_Rules "FALSE") |
16 |
(DRC_Run_Physical_Rules "FALSE") |
| 17 |
(DRC_Report_File |
17 |
(DRC_Report_File |
| 18 |
"C:\USERS\KAKLIK\DOCUMENTS\SVNMLAB\MODULES\POWERSW\NFET4X01B\SCH\NFET4X01B.DRC") |
18 |
"C:\USERS\KAKLIK\DOCUMENTS\SVNMLAB\MODULES\POWERSW\NFET4X01B\SCH\NFET4X01B.DRC") |
| 19 |
(DRC_Check_Ports "FALSE") |
19 |
(DRC_Check_Ports "FALSE") |
| 20 |
(DRC_Check_Off-Page_Connectors "FALSE") |
20 |
(DRC_Check_Off-Page_Connectors "FALSE") |
| 21 |
(DRC_Report_Ports_and_Off-page_Connectors "FALSE") |
21 |
(DRC_Report_Ports_and_Off-page_Connectors "FALSE") |
| 22 |
(DRC_SDT_Compatibility "FALSE") |
22 |
(DRC_SDT_Compatibility "FALSE") |
| 23 |
(DRC_Report_Off-grid_Objects "FALSE") |
23 |
(DRC_Report_Off-grid_Objects "FALSE") |
| 24 |
(DRC_Check_Unconnected_Nets "TRUE") |
24 |
(DRC_Check_Unconnected_Nets "TRUE") |
| 25 |
(DRC_Check_for_Misleading_TAP "FALSE") |
25 |
(DRC_Check_for_Misleading_TAP "FALSE") |
| 26 |
(DRC_Report_Netnames "FALSE") |
26 |
(DRC_Report_Netnames "FALSE") |
| 27 |
(DRC_Check_Single_Node_Nets "TRUE") |
27 |
(DRC_Check_Single_Node_Nets "TRUE") |
| 28 |
(DRC_Check_No_Driving_Source "TRUE") |
28 |
(DRC_Check_No_Driving_Source "TRUE") |
| 29 |
(DRC_Check_Duplicate_NetNames "TRUE") |
29 |
(DRC_Check_Duplicate_NetNames "TRUE") |
| 30 |
(DRC_Check_Floating_Pins "TRUE") |
30 |
(DRC_Check_Floating_Pins "TRUE") |
| 31 |
(DRC_Check_Physical_Power_Pins_Visibility "TRUE") |
31 |
(DRC_Check_Physical_Power_Pins_Visibility "TRUE") |
| 32 |
(DRC_Check_PCB_Footprint_Property "TRUE") |
32 |
(DRC_Check_PCB_Footprint_Property "TRUE") |
| 33 |
(DRC_Check_Normal_Convert_View_Sync "TRUE") |
33 |
(DRC_Check_Normal_Convert_View_Sync "TRUE") |
| 34 |
(DRC_Check_Incorrect_PinGroup_Assignment "TRUE") |
34 |
(DRC_Check_Incorrect_PinGroup_Assignment "TRUE") |
| 35 |
(DRC_Check_High_Speed_Props_Syntax "TRUE") |
35 |
(DRC_Check_High_Speed_Props_Syntax "TRUE") |
| 36 |
(DRC_Check_Missing_Pin_Numbers "TRUE") |
36 |
(DRC_Check_Missing_Pin_Numbers "TRUE") |
| 37 |
(DRC_Check_Device_With_No_Pins "TRUE") |
37 |
(DRC_Check_Device_With_No_Pins "TRUE") |
| 38 |
(DRC_Check_Power_Ground_Short "TRUE") |
38 |
(DRC_Check_Power_Ground_Short "TRUE") |
| 39 |
(DRC_Identical_References "TRUE") |
39 |
(DRC_Identical_References "TRUE") |
| 40 |
(DRC_Type_Mismatch "TRUE") |
40 |
(DRC_Type_Mismatch "TRUE") |
| 41 |
(DRC_Visible_Power_pins "FALSE") |
41 |
(DRC_Visible_Power_pins "FALSE") |
| 42 |
(DRC_Report_Unused_Part_Packages "TRUE") |
42 |
(DRC_Report_Unused_Part_Packages "TRUE") |
| 43 |
(DRC_Check_Name_Prop_For_HierBlocks "TRUE") |
43 |
(DRC_Check_Name_Prop_For_HierBlocks "TRUE") |
| 44 |
(Netlist_TAB "8") |
44 |
(Netlist_TAB "8") |
| 45 |
(OTHER_Part_Value "{Value}") |
45 |
(OTHER_Part_Value "{Value}") |
| 46 |
(OTHER_Netlist_File "NFET4X01B.asc") |
46 |
(OTHER_Netlist_File "NFET4X01B.asc") |
| 47 |
(OTHER_Netlist_File2 "NFET4X01B.CMP") |
47 |
(OTHER_Netlist_File2 "NFET4X01B.CMP") |
| 48 |
(OTHER_View_Output "FALSE") |
48 |
(OTHER_View_Output "FALSE") |
| 49 |
(OTHER_View_Output2 "FALSE") |
49 |
(OTHER_View_Output2 "FALSE") |
| 50 |
(OTHER_Formatter "oraccel.dll") |
50 |
(OTHER_Formatter "oraccel.dll") |
| 51 |
(OTHER_PCB_Footprint "{Device},{Value}@{PCB Footprint}") |
51 |
(OTHER_PCB_Footprint "{Device},{Value}@{PCB Footprint}") |
| 52 |
(OTHER_Switch0 "FALSE") |
52 |
(OTHER_Switch0 "FALSE") |
| 53 |
(OTHER_Switch1 "FALSE") |
53 |
(OTHER_Switch1 "FALSE") |
| 54 |
(OTHER_Switch2 "FALSE") |
54 |
(OTHER_Switch2 "FALSE") |
| 55 |
(OTHER_Switch3 "FALSE") |
55 |
(OTHER_Switch3 "FALSE") |
| 56 |
(OTHER_Switch4 "FALSE") |
56 |
(OTHER_Switch4 "FALSE") |
| 57 |
(OTHER_Switch5 "FALSE") |
57 |
(OTHER_Switch5 "FALSE") |
| 58 |
(OTHER_Switch6 "FALSE")) |
58 |
(OTHER_Switch6 "FALSE")) |
| 59 |
(Folder "Outputs" |
59 |
(Folder "Outputs" |
| 60 |
(File ".\nfet4x01b.drc" |
60 |
(File ".\nfet4x01b.drc" |
| 61 |
(Type "Report")) |
61 |
(Type "Report")) |
| 62 |
(File ".\nfet4x01b.asc" |
62 |
(File ".\nfet4x01b.asc" |
| 63 |
(Type "Report"))) |
63 |
(Type "Report"))) |
| 64 |
(Folder "Referenced Projects") |
64 |
(Folder "Referenced Projects") |
| 65 |
(PartMRUSelector) |
65 |
(PartMRUSelector) |
| 66 |
(GlobalState |
66 |
(GlobalState |
| 67 |
(FileView |
67 |
(FileView |
| 68 |
(Path "Design Resources") |
68 |
(Path "Design Resources") |
| 69 |
(Path "Design Resources" |
69 |
(Path "Design Resources" |
| 70 |
"c:\users\kaklik\documents\svnmlab\modules\powersw\nfet4x01b\sch\nfet4x01b.dsn") |
70 |
"c:\users\kaklik\documents\svnmlab\modules\powersw\nfet4x01b\sch\nfet4x01b.dsn") |
| 71 |
(Path "Design Resources" |
71 |
(Path "Design Resources" |
| 72 |
"c:\users\kaklik\documents\svnmlab\modules\powersw\nfet4x01b\sch\nfet4x01b.dsn" |
72 |
"c:\users\kaklik\documents\svnmlab\modules\powersw\nfet4x01b\sch\nfet4x01b.dsn" |
| 73 |
"SCHEMATIC1") |
73 |
"SCHEMATIC1") |
| 74 |
(Path "Outputs") |
74 |
(Path "Outputs")) |
| 75 |
(Select "Design Resources" |
- |
|
| 76 |
"c:\users\kaklik\documents\svnmlab\modules\powersw\nfet4x01b\sch\nfet4x01b.dsn" |
- |
|
| 77 |
"SCHEMATIC1" "PAGE")) |
- |
|
| 78 |
(HierarchyView) |
75 |
(HierarchyView) |
| 79 |
(Doc |
76 |
(Doc |
| 80 |
(Type "COrCapturePMDoc") |
77 |
(Type "COrCapturePMDoc") |
| 81 |
(Frame |
78 |
(Frame |
| 82 |
(Placement "44 2 3 -1 -1 -8 -30 0 200 0 280")) |
79 |
(Placement "44 2 3 -1 -1 -8 -30 0 200 0 280")) |
| 83 |
(Tab 0)) |
80 |
(Tab 0)) |
| 84 |
(Doc |
81 |
(Doc |
| 85 |
(Type "COrSchematicDoc") |
82 |
(Type "COrSchematicDoc") |
| 86 |
(Frame |
83 |
(Frame |
| 87 |
(Placement "44 0 1 -1 -1 -8 -30 100 1226 100 584") |
84 |
(Placement "44 0 1 -1 -1 -8 -30 100 1226 100 584") |
| 88 |
(Scroll "0 0") |
85 |
(Scroll "0 0") |
| 89 |
(Zoom "100") |
86 |
(Zoom "100") |
| 90 |
(Occurrence "/")) |
87 |
(Occurrence "/")) |
| 91 |
(Path |
88 |
(Path |
| 92 |
"C:\USERS\KAKLIK\DOCUMENTS\SVNMLAB\MODULES\POWERSW\NFET4X01B\SCH\NFET4X01B.DSN") |
89 |
"C:\USERS\KAKLIK\DOCUMENTS\SVNMLAB\MODULES\POWERSW\NFET4X01B\SCH\NFET4X01B.DSN") |
| 93 |
(Schematic "SCHEMATIC1") |
90 |
(Schematic "SCHEMATIC1") |
| 94 |
(Page "PAGE"))) |
91 |
(Page "PAGE"))) |
| 95 |
(MPSSessionName "kaklik") |
92 |
(MPSSessionName "kaklik") |
| 96 |
(ISPCBBASICLICENSE "false")) |
93 |
(ISPCBBASICLICENSE "false")) |