Line 7... |
Line 7... |
7 |
|
7 |
|
8 |
NET "CLK100MHz" TNM_NET = CLK100MHz; |
8 |
NET "CLK100MHz" TNM_NET = CLK100MHz; |
9 |
TIMESPEC TS_CLK100MHz = PERIOD "CLK100MHz" 100 MHz HIGH 50%; |
9 |
TIMESPEC TS_CLK100MHz = PERIOD "CLK100MHz" 100 MHz HIGH 50%; |
10 |
|
10 |
|
11 |
NET "LO_CLOCK" TNM_NET = LO_CLOCK; |
11 |
NET "LO_CLOCK" TNM_NET = LO_CLOCK; |
12 |
TIMESPEC TS_LO_CLOCK = PERIOD "LO_CLOCK" 5.0 ns HIGH 50%; |
12 |
TIMESPEC TS_LO_CLOCK = PERIOD "LO_CLOCK" 5.2 ns HIGH 50%; |
13 |
|
13 |
|
14 |
# For DCM connection across the whole chip |
14 |
# For DCM connection across the whole chip |
15 |
NET "CLK100MHz" CLOCK_DEDICATED_ROUTE = FALSE; |
15 |
NET "CLK100MHz" CLOCK_DEDICATED_ROUTE = FALSE; |
16 |
NET "PS2_CLK2" CLOCK_DEDICATED_ROUTE = FALSE; |
16 |
NET "PS2_CLK2" CLOCK_DEDICATED_ROUTE = FALSE; |
17 |
|
17 |
|