Line 2... |
Line 2... |
2 |
# Device: XC3S50AN-4C |
2 |
# Device: XC3S50AN-4C |
3 |
# Setting: Generate Programming File / Startup Options / Drive Done Pin High: yes |
3 |
# Setting: Generate Programming File / Startup Options / Drive Done Pin High: yes |
4 |
# Main Clock (Embedded 100MHz board oscillator) |
4 |
# Main Clock (Embedded 100MHz board oscillator) |
5 |
NET "CLK100MHz" LOC = P60 |IOSTANDARD = LVCMOS33; |
5 |
NET "CLK100MHz" LOC = P60 |IOSTANDARD = LVCMOS33; |
6 |
#NET "CLK100MHz" LOC = P125 | IOSTANDARD = LVCMOS33; |
6 |
#NET "CLK100MHz" LOC = P125 | IOSTANDARD = LVCMOS33; |
- |
|
7 |
#NET "SCLK" LOC = P1 |IOSTANDARD = LVCMOS33; |
7 |
|
8 |
|
8 |
NET "CLK100MHz" TNM_NET = CLK100MHz; |
9 |
NET "CLK100MHz" TNM_NET = CLK100MHz; |
9 |
TIMESPEC TS_CLK100MHz = PERIOD "CLK100MHz" 100 MHz HIGH 50%; |
10 |
TIMESPEC TS_CLK100MHz = PERIOD "CLK100MHz" 100 MHz HIGH 50%; |
10 |
|
11 |
|
11 |
NET "LO_CLOCK" TNM_NET = LO_CLOCK; |
12 |
NET "EXT_CLOCK" TNM_NET = EXT_CLOCK; |
12 |
TIMESPEC TS_LO_CLOCK = PERIOD "LO_CLOCK" 4.5 ns HIGH 50%; |
13 |
TIMESPEC TS_EXT_CLOCK = PERIOD "EXT_CLOCK" 4.5 ns HIGH 50%; |
- |
|
14 |
|
- |
|
15 |
#NET "SCLK" TNM_NET = SCLK; |
- |
|
16 |
#TIMESPEC TS_SCLK = PERIOD "SCLK" 50 MHz HIGH 10%; |
- |
|
17 |
NET "B<0>" CLOCK_DEDICATED_ROUTE = FALSE; |
13 |
|
18 |
|
14 |
# For DCM connection across the whole chip |
19 |
# For DCM connection across the whole chip |
15 |
NET "CLK100MHz" CLOCK_DEDICATED_ROUTE = FALSE; |
20 |
NET "CLK100MHz" CLOCK_DEDICATED_ROUTE = FALSE; |
16 |
NET "PS2_CLK2" CLOCK_DEDICATED_ROUTE = FALSE; |
21 |
NET "PS2_CLK2" CLOCK_DEDICATED_ROUTE = FALSE; |
17 |
|
22 |
|