Line 1... |
Line 1... |
1 |
// |
1 |
// |
2 |
// Toto je popisný soubor pro popis obsahu adresáře |
2 |
// Toto je popisný soubor pro popis obsahu adresáře |
3 |
// |
3 |
// |
4 |
|
4 |
|
5 |
[InfoShortDescription.en] |
5 |
[InfoShortDescription.en] |
6 |
Modules with CPLD |
6 |
Modules with CPLD or FPGA |
7 |
|
7 |
|
8 |
[InfoShortDescription.cs] |
8 |
[InfoShortDescription.cs] |
9 |
Moduly s obvody CPLD |
9 |
Moduly s obvody CPLD nebo FPGA |
10 |
|
10 |
|
11 |
[InfoLongDescription.en] |
11 |
[InfoLongDescription.en] |
12 |
Modules for work with CPLD (Complex Programmable |
12 |
Modules for work with CPLD (Complex Programmable |
13 |
Logic Devices). CPLDs are bigger brothers of |
13 |
Logic Devices) or FPGA (Field Programmable Logic). |
14 |
well known GAL devices. |
14 |
CPLDs are bigger brothers of well known GAL devices. |
- |
|
15 |
FPGA chips contain logic and routing resources |
- |
|
16 |
spread across the whole chip. |
15 |
|
17 |
|
16 |
[InfoLongDescription.cs] |
18 |
[InfoLongDescription.cs] |
17 |
Moduly pro práci s obvody programovatelné logiky |
19 |
Moduly pro práci s obvody programovatelné logiky |
18 |
CPLD (Complex Logical Devices). Obvody CPLD jsou |
20 |
CPLD (Complex Logical Devices) nebo FPGA (Field |
- |
|
21 |
Programmable Logic). Obvody CPLD jsou |
19 |
většími bratry obvodů GAL. |
22 |
většími bratry obvodů GAL, Obvody FPGA mají |
- |
|
23 |
rozprostřenou logiku a propojení na celém čipu. |
20 |
|
24 |
|
21 |
[SortPreferences] |
25 |
[SortPreferences] |
22 |
|
26 |
|
23 |
[End] |
27 |
[End] |