



PCB layout  
 condions do not  
 allow conection  
 to filtered +5V



Firma		Author	
<b>MLAB</b>		KAKLIK	
Size	Project Name	Schematic Name	Rev
A4	ADCmonoPPI01A	<Doc>	A
Date:	Friday, September 03, 2010	Sheet	1 of 1