←Prev12Next→ Show All
Rev Age Author Path Log message Diff
2705 4217 d 4 h kaklik /Modules/ zaznam pozadavku na zmeny v modulech.. Diff
2704 4217 d 23 h jacho /Modules/PowerSupply/LION1CELL01A/SCH_PCB/ Diff
2703 4218 d 0 h kaklik /Modules/CommSerial/ETH01A/ plocha modulu rozdelena podle runych napajecich zemi. Diff
2702 4218 d 1 h kaklik /Modules/CommSerial/ETH01A/PCB/ pokracovani routovani plosneho spoje. Diff
2701 4218 d 1 h kaklik /Modules/CommSerial/ETH01A/ naimportovany zmeny schematu do plosneho spoje. Diff
2700 4218 d 2 h jacho /Modules/PowerSupply/LION1CELL01A/SCH_PCB/ Diff
2699 4218 d 2 h kaklik /Modules/CommSerial/ETH01A/pdf/ ulozeni datasheetu od filtracni civky. Diff
2698 4218 d 4 h kaklik /Modules/PowerSupply/LION1CELL01A/pdf/Protect/ pridani datasheetu k ochrannemu obvodu. Diff
2697 4218 d 9 h miho /Modules/CPLD_FPGA/XILINX_XVC/XVC_SOFTWARE/ Program mlab_xvcd.exe včetně zdrojáků. Obslužný program Xilinx Virtual Cable pro Windows a FTDI. Diff
2696 4218 d 13 h jacho /Modules/ Diff
2695 4219 d 12 h jacho /Modules/PowerSupply/LION1CELL01A/SCH_PCB/ Diff
2694 4220 d 4 h jacho /Modules/ Diff
2693 4220 d 9 h jacho /Modules/ Diff
2692 4220 d 9 h kaklik /Modules/CommSerial/JTAGFT2232V02A/ zakladni prohlednuti noveho programatoru na J-tag Diff
2691 4222 d 9 h jacho /Modules/CommSerial/JTAGFT2232V02A/ Diff
2690 4223 d 2 h kaklik /Designs/ blokove schema prijimace pro koherentni mereni. Diff
2689 4223 d 4 h kaklik /Designs/HAM Constructions/PASDRX01A/SCH/ prekresleni blokoveho schema do realne konfigurace. Diff
2688 4223 d 6 h kaklik /Designs/HAM Constructions/ Pridani navrhu prijimace urceneho pro sfazovane antenni pole mnoha anten. Diff
2687 4225 d 1 h kaklik /Designs/HAM Constructions/ navrh blokoveho schema pro nove verze prijimace. Diff
2686 4225 d 3 h jacho /Modules/HumanInterfaces/TOUCHBOARD01A/SCH_PCB/ Diff