←Prev12Next→ Show All
Rev Age Author Path Log message Diff
2705 4220 d 10 h kaklik /Modules/ zaznam pozadavku na zmeny v modulech.. Diff
2704 4221 d 5 h jacho /Modules/PowerSupply/LION1CELL01A/SCH_PCB/ Diff
2703 4221 d 6 h kaklik /Modules/CommSerial/ETH01A/ plocha modulu rozdelena podle runych napajecich zemi. Diff
2702 4221 d 7 h kaklik /Modules/CommSerial/ETH01A/PCB/ pokracovani routovani plosneho spoje. Diff
2701 4221 d 7 h kaklik /Modules/CommSerial/ETH01A/ naimportovany zmeny schematu do plosneho spoje. Diff
2700 4221 d 7 h jacho /Modules/PowerSupply/LION1CELL01A/SCH_PCB/ Diff
2699 4221 d 8 h kaklik /Modules/CommSerial/ETH01A/pdf/ ulozeni datasheetu od filtracni civky. Diff
2698 4221 d 10 h kaklik /Modules/PowerSupply/LION1CELL01A/pdf/Protect/ pridani datasheetu k ochrannemu obvodu. Diff
2697 4221 d 15 h miho /Modules/CPLD_FPGA/XILINX_XVC/XVC_SOFTWARE/ Program mlab_xvcd.exe včetně zdrojáků. Obslužný program Xilinx Virtual Cable pro Windows a FTDI. Diff
2696 4221 d 18 h jacho /Modules/ Diff
2695 4222 d 18 h jacho /Modules/PowerSupply/LION1CELL01A/SCH_PCB/ Diff
2694 4223 d 10 h jacho /Modules/ Diff
2693 4223 d 14 h jacho /Modules/ Diff
2692 4223 d 15 h kaklik /Modules/CommSerial/JTAGFT2232V02A/ zakladni prohlednuti noveho programatoru na J-tag Diff
2691 4225 d 15 h jacho /Modules/CommSerial/JTAGFT2232V02A/ Diff
2690 4226 d 8 h kaklik /Designs/ blokove schema prijimace pro koherentni mereni. Diff
2689 4226 d 10 h kaklik /Designs/HAM Constructions/PASDRX01A/SCH/ prekresleni blokoveho schema do realne konfigurace. Diff
2688 4226 d 11 h kaklik /Designs/HAM Constructions/ Pridani navrhu prijimace urceneho pro sfazovane antenni pole mnoha anten. Diff
2687 4228 d 7 h kaklik /Designs/HAM Constructions/ navrh blokoveho schema pro nove verze prijimace. Diff
2686 4228 d 8 h jacho /Modules/HumanInterfaces/TOUCHBOARD01A/SCH_PCB/ Diff