←Prev12Next→ Show All
Rev Age Author Path Log message Diff
1553 5194 d 8 h kaklik /Modules/Clock/CLKHUB02A/PCB/ Diff
1552 5194 d 10 h kaklik / pridani odporu nutnych pro stridavou vazbu. Diff
1551 5195 d 6 h kaklik / prvni SDR konstrukce. Diff
1548 5204 d 9 h kaklik /Modules/Clock/ aktualizace popisu modulů. Diff
1547 5204 d 10 h kaklik /Modules/Clock/CLKGEN01A/ Fotky LO. Diff
1546 5207 d 7 h kaklik /Modules/Clock/CLKGEN01A/ seznam chyb. Diff
1545 5207 d 8 h kaklik /Modules/Clock/CLKGEN01A/ potisk Diff
1544 5208 d 9 h kaklik / Diff
1543 5208 d 10 h kaklik /Modules/Clock/CLKGEN01A/ vymena CAM vystupu Diff
1542 5208 d 11 h kaklik /Modules/Clock/CLKGEN01A/ generovani technologickych dat. Diff
1541 5208 d 23 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1540 5209 d 0 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1539 5209 d 0 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1538 5212 d 0 h kaklik /Modules/Clock/ Rozhodnuti pouzit pro CLKHUB jinou soucastku, protoze AD95010 nejde zapojit. Diff
1537 5212 d 7 h kaklik /Modules/Clock/CLKHUB01A/ zacatek navrhu PCB Diff
1536 5212 d 21 h kaklik /Modules/Clock/CLKHUB01A/SCH/ Temer hotove schema Diff
1531 5225 d 23 h kaklik /Modules/Clock/CLKGEN01A/ pridani chybejicich terminacnich odporu.. Diff
1530 5226 d 6 h kaklik /Modules/Clock/CLKGEN01A/ Temer konecna verze PCB pro Si570. Respektive Si5XX Diff
1529 5226 d 8 h kaklik /Modules/Clock/CLKGEN01A/ Vpodstate hotovy tistak, jeste bude pokus s otocenim konektoru. Diff
1528 5226 d 9 h kaklik /Modules/ Diff