←Prev12Next→ Show All
Rev Age Author Path Log message Diff
3106 3988 d 17 h kaklik / vygenerovani QR kodu v modulech, ktere maji existujici soubor PrjInfo.txt Diff
1715 4922 d 23 h kaklik /Modules/Clock/CLKGEN01A/ Diff
1691 4950 d 20 h kaklik / Fifmware zeditovan tak, aby nepotreboval bootloader. Diff
1668 4963 d 17 h kaklik /Modules/ nove moduly Diff
1666 4969 d 5 h kaklik /Modules/ Zalozeni noveho typu modulu pro Time to Digital conversion Diff
1661 4978 d 18 h kaklik /Modules/Clock/CLKGEN01A/SW/DG8SAQ synthesiser_Emulator/ do MLABu naportovan program pro ovladani kmitoctove syntezy z pocitace. Diff
1572 5041 d 8 h kaklik / poznamky problemu Diff
1555 5069 d 16 h kaklik /Modules/Clock/ pokus s ladenim delky spoju Diff
1548 5080 d 4 h kaklik /Modules/Clock/ aktualizace popisu modulů. Diff
1547 5080 d 4 h kaklik /Modules/Clock/CLKGEN01A/ Fotky LO. Diff
1546 5083 d 1 h kaklik /Modules/Clock/CLKGEN01A/ seznam chyb. Diff
1545 5083 d 2 h kaklik /Modules/Clock/CLKGEN01A/ potisk Diff
1544 5084 d 3 h kaklik / Diff
1543 5084 d 4 h kaklik /Modules/Clock/CLKGEN01A/ vymena CAM vystupu Diff
1542 5084 d 5 h kaklik /Modules/Clock/CLKGEN01A/ generovani technologickych dat. Diff
1541 5084 d 18 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1540 5084 d 18 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1539 5084 d 18 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1531 5101 d 17 h kaklik /Modules/Clock/CLKGEN01A/ pridani chybejicich terminacnich odporu.. Diff
1530 5102 d 1 h kaklik /Modules/Clock/CLKGEN01A/ Temer konecna verze PCB pro Si570. Respektive Si5XX Diff