←Prev12Next→ Show All
Rev Age Author Path Log message Diff
3106 4024 d 20 h kaklik / vygenerovani QR kodu v modulech, ktere maji existujici soubor PrjInfo.txt Diff
1715 4959 d 2 h kaklik /Modules/Clock/CLKGEN01A/ Diff
1691 4986 d 23 h kaklik / Fifmware zeditovan tak, aby nepotreboval bootloader. Diff
1668 4999 d 20 h kaklik /Modules/ nove moduly Diff
1666 5005 d 8 h kaklik /Modules/ Zalozeni noveho typu modulu pro Time to Digital conversion Diff
1661 5014 d 21 h kaklik /Modules/Clock/CLKGEN01A/SW/DG8SAQ synthesiser_Emulator/ do MLABu naportovan program pro ovladani kmitoctove syntezy z pocitace. Diff
1572 5077 d 10 h kaklik / poznamky problemu Diff
1555 5105 d 19 h kaklik /Modules/Clock/ pokus s ladenim delky spoju Diff
1548 5116 d 6 h kaklik /Modules/Clock/ aktualizace popisu modulů. Diff
1547 5116 d 7 h kaklik /Modules/Clock/CLKGEN01A/ Fotky LO. Diff
1546 5119 d 4 h kaklik /Modules/Clock/CLKGEN01A/ seznam chyb. Diff
1545 5119 d 5 h kaklik /Modules/Clock/CLKGEN01A/ potisk Diff
1544 5120 d 6 h kaklik / Diff
1543 5120 d 7 h kaklik /Modules/Clock/CLKGEN01A/ vymena CAM vystupu Diff
1542 5120 d 8 h kaklik /Modules/Clock/CLKGEN01A/ generovani technologickych dat. Diff
1541 5120 d 20 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1540 5120 d 21 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1539 5120 d 21 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1531 5137 d 20 h kaklik /Modules/Clock/CLKGEN01A/ pridani chybejicich terminacnich odporu.. Diff
1530 5138 d 3 h kaklik /Modules/Clock/CLKGEN01A/ Temer konecna verze PCB pro Si570. Respektive Si5XX Diff