Rev Age Author Path Log message Diff
1932 4822 d 1 h kaklik /Modules/Clock/CLKGEN01B/DOC/ prejmenovani podle konvence Diff
1931 4824 d 16 h kaklik /Modules/TDC/GP201A/SW/PICinterface/ testovani TDC Diff
1930 4824 d 20 h kaklik / preklad kodu Diff
1914 4835 d 0 h kaklik /Modules/CommSerial/ETH02A/ Vygenerovani potisku Diff
1913 4835 d 0 h kaklik /Modules/CommSerial/ETH02A/ prace na modulu pro ethernet Diff
1912 4835 d 1 h kaklik /Modules/CommSerial/ETH02A/ prace na modulu pro ethernet Diff
1911 4835 d 19 h kaklik /Modules/ Vyvoj tistaku pro ETHERNET. Diff
1910 4836 d 19 h kaklik /Modules/ARM/STM32F10xRxT/ nalezene chyby Diff
1908 4838 d 14 h klimma /Modules/PowerSupply/klimma/ Diff
1907 4838 d 19 h kaklik /Modules/PowerSupply/MC3406301A/pdf/ dokumentace Diff
1906 4840 d 6 h miho /Modules/CPLD_FPGA/S3AN01A/ S3AN01A doplnění obrázků Diff
1899 4840 d 22 h miho /Modules/CPLD_FPGA/S3AN01A/ S3AN01A je již zastaralá konstrukce Diff
1898 4840 d 22 h miho /Modules/CPLD_FPGA/S3AN01B/ S3AN01B revize desky S3AN01A (s opravami) Diff
1897 4840 d 22 h miho /Modules/CPLD_FPGA/S3AN01A/SCH/ S3AN01A doplněny texty Diff
1896 4844 d 20 h miho /Modules/CPLD_FPGA/S3AN01A/ S3AN01A opravy schématu (doplnění Errata) a přenesení změn do PCB. Diff
1894 4845 d 15 h kaklik /Modules/CommSerial/ETH02A/ Diff
1892 4854 d 15 h kaklik /Modules/CommSerial/ETH02A/ zacatek kresleni PCB Diff
1891 4854 d 17 h kaklik /Modules/ schema modulu s ehternet konektorem. Diff
1890 4856 d 21 h kaklik /Modules/ARM/STM32F10xRxT/ Diff
1888 4856 d 22 h kaklik / vygenerevani osazovaku Diff