Rev Age Author Path Log message Diff
1541 5250 d 2 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1540 5250 d 2 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1539 5250 d 2 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1538 5253 d 3 h kaklik /Modules/Clock/ Rozhodnuti pouzit pro CLKHUB jinou soucastku, protoze AD95010 nejde zapojit. Diff
1537 5253 d 9 h kaklik /Modules/Clock/CLKHUB01A/ zacatek navrhu PCB Diff
1536 5253 d 23 h kaklik /Modules/Clock/CLKHUB01A/SCH/ Temer hotove schema Diff
1535 5263 d 6 h kaklik /Modules/CommSerial/USBIO01A/DOC/SRC/ fotky k modulu USBIO01A Diff
1534 5263 d 6 h kaklik /Modules/CommSerial/USBIO01A/ fotky k modulu USBIO01A Diff
1533 5263 d 7 h kaklik /Modules/ADconverters/ADCmonoSPI01B/ fotky k modulu ADCmonoSPI01B Diff
1531 5267 d 2 h kaklik /Modules/Clock/CLKGEN01A/ pridani chybejicich terminacnich odporu.. Diff
1530 5267 d 9 h kaklik /Modules/Clock/CLKGEN01A/ Temer konecna verze PCB pro Si570. Respektive Si5XX Diff
1529 5267 d 10 h kaklik /Modules/Clock/CLKGEN01A/ Vpodstate hotovy tistak, jeste bude pokus s otocenim konektoru. Diff
1528 5267 d 11 h kaklik /Modules/ Diff
1527 5267 d 13 h kaklik /Modules/Clock/CLKGEN01A/SCH/ pridani zapomenutych der a fidu znacek Diff
1526 5268 d 3 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1525 5268 d 4 h kaklik /Modules/Clock/CLKGEN01A/PCB/ zacatek prace na plosnem spoji. Diff
1524 5268 d 8 h kaklik /Modules/Clock/CLKGEN01A/SCH/ export dat pro PADs. Diff
1523 5268 d 9 h kaklik /Modules/Clock/CLKGEN01A/SCH/ Diff
1522 5269 d 6 h kaklik /Modules/Clock/CLKGEN01A/ pridani zdroje Diff
1521 5271 d 4 h kaklik /Modules/ schema modulu pro generovani hodin. Diff