Rev Age Author Path Log message Diff
1934 4968 d 13 h kaklik /Modules/Clock/CLKGEN01B/DOC/ kus anglickeho prekladu Diff
1933 4968 d 13 h kaklik /Modules/Clock/CLKGEN01B/DOC/ kus anglickeho prekladu Diff
1932 4970 d 16 h kaklik /Modules/Clock/CLKGEN01B/DOC/ prejmenovani podle konvence Diff
1931 4973 d 8 h kaklik /Modules/TDC/GP201A/SW/PICinterface/ testovani TDC Diff
1930 4973 d 12 h kaklik / preklad kodu Diff
1914 4983 d 16 h kaklik /Modules/CommSerial/ETH02A/ Vygenerovani potisku Diff
1913 4983 d 16 h kaklik /Modules/CommSerial/ETH02A/ prace na modulu pro ethernet Diff
1912 4983 d 16 h kaklik /Modules/CommSerial/ETH02A/ prace na modulu pro ethernet Diff
1911 4984 d 10 h kaklik /Modules/ Vyvoj tistaku pro ETHERNET. Diff
1910 4985 d 11 h kaklik /Modules/ARM/STM32F10xRxT/ nalezene chyby Diff
1908 4987 d 6 h klimma /Modules/PowerSupply/klimma/ Diff
1907 4987 d 10 h kaklik /Modules/PowerSupply/MC3406301A/pdf/ dokumentace Diff
1906 4988 d 22 h miho /Modules/CPLD_FPGA/S3AN01A/ S3AN01A doplnění obrázků Diff
1899 4989 d 14 h miho /Modules/CPLD_FPGA/S3AN01A/ S3AN01A je již zastaralá konstrukce Diff
1898 4989 d 14 h miho /Modules/CPLD_FPGA/S3AN01B/ S3AN01B revize desky S3AN01A (s opravami) Diff
1897 4989 d 14 h miho /Modules/CPLD_FPGA/S3AN01A/SCH/ S3AN01A doplněny texty Diff
1896 4993 d 12 h miho /Modules/CPLD_FPGA/S3AN01A/ S3AN01A opravy schématu (doplnění Errata) a přenesení změn do PCB. Diff
1894 4994 d 6 h kaklik /Modules/CommSerial/ETH02A/ Diff
1892 5003 d 7 h kaklik /Modules/CommSerial/ETH02A/ zacatek kresleni PCB Diff
1891 5003 d 8 h kaklik /Modules/ schema modulu s ehternet konektorem. Diff