←Prev12Next→ Show All
Rev Age Author Path Log message Diff
1744 5003 d 12 h kakl /Modules/TDC/GP201A/ opravena chyba v popisu napajeni. zacatek psani firmwaru Diff
1743 5004 d 12 h kakl /Modules/CommSerial/ETH01A/ Vytvořena první část schéma pro Ethernet modul. Chybí PoE část a dokreslení ETH konektoru. Diff
1742 5004 d 23 h kaklik /Modules/ADconverters/ADCmonoPPI01A/ nalezene chyby Diff
1741 5005 d 1 h kakl /Modules/PIC/PIC18F8xTQ8001A/ vylepseni osazovaku Diff
1740 5005 d 21 h kakl /Modules/ opravy PCB Diff
1739 5006 d 13 h kakl /Modules/ARM/STM32F10xRxT/ Uprava PCB Diff
1738 5007 d 13 h kaklik /Modules/ARM/STM32F10xRxT/PCB/ zbyva vyhazet nove zmrsene cesty. Diff
1737 5007 d 14 h kaklik /Modules/ARM/STM32F10xRxT/ Diff
1736 5007 d 15 h kaklik /Modules/ARM/STM32F10xRxT/ meziverze se synchronizaci schematu a PCB. Diff
1727 5009 d 22 h kaklik /Modules/ARM/STM32F10xRxT/ vylepseni dokumentace. Diff
1718 5019 d 19 h kaklik / Opravy a doplneni Diff
1717 5020 d 14 h kaklik /Modules/PIC/PIC18F8xTQ8001A/ oprava potisku Diff
1715 5020 d 20 h kaklik /Modules/Clock/CLKGEN01A/ Diff
1714 5021 d 4 h kaklik /Modules/ARM/STM32F10xRxT/ priprava novych modulu. Diff
1713 5021 d 23 h kaklik / priprava novych modulu. Diff
1712 5022 d 13 h kaklik /Modules/Clock/CLKGEN01B/ Diff
1711 5022 d 13 h kaklik /Modules/Clock/CLKGEN01B/ uprava zemeni a rozlozeni soucastek Diff
1708 5023 d 22 h mija /Modules/ARM/STM32F10xRxT/ Diff
1707 5023 d 22 h mija /Modules/ARM/STM32F10xRxT/ uprava modulu ARM Diff
1704 5024 d 22 h kaklik /Modules/TDC/GP201A/ vygenerovani vystupu pro vyrobu PCB. Diff