Rev 1791 – ?author? – ?age? (?date?)
?log?
Subversion Repositories
–
MLAB
MLAB
library
svnkaklik
MLAB_E
8magsvn
Català-Valencià – Catalan
中文 – Chinese (Simplified)
中文 – Chinese (Traditional)
Česky – Czech
Dansk – Danish
Nederlands – Dutch
English – English
Suomi – Finnish
Français – French
Deutsch – German
עברית – Hebrew
हिंदी – Hindi
Magyar – Hungarian
Bahasa Indonesia – Indonesian
Italiano – Italian
日本語 – Japanese
한국어 – Korean
Македонски – Macedonian
मराठी – Marathi
Norsk – Norwegian
Polski – Polish
Português – Portuguese
Português – Portuguese (Brazil)
Русский – Russian
Slovenčina – Slovak
Slovenščina – Slovenian
Español – Spanish
Svenska – Swedish
Türkçe – Turkish
Українська – Ukrainian
Oëzbekcha – Uzbek
(root)
/
Modules
/
CPLD_FPGA/
@ 2131
Rev 1791
Go to most recent revision
Hide changed files
Details
Blame
Compare with Previous
From rev:
To rev:
Max revs:
Search history for:
Rev
Age
Author
Path
Log message
Diff
Changes
1791
5050 d 23 h
miho
/Modules/CPLD_FPGA/S3AN01A/
Created FPGA module (school board) for XILINX Spartan 3 XC3S50AN gate array S3AN01A
Diff
/Modules/CPLD_FPGA/S3AN01A
/Modules/CPLD_FPGA/S3AN01A/CAM_AMA
/Modules/CPLD_FPGA/S3AN01A/CAM_AMA/T1_AMA.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_AMA/V2_AMA.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_AMA/V2_REAL.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_DOC
/Modules/CPLD_FPGA/S3AN01A/CAM_DOC/Drill.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_DOC/O1.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_DOC/O2.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_DOC/V1.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_DOC/V2.pdf
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/BOARD.PHO
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/DRILL.DRL
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/DRILL.rep
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/M1.PHO
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/M2.PHO
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/P2.PHO
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/T1.PHO
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/V1.PHO
/Modules/CPLD_FPGA/S3AN01A/CAM_PROFI/V2.PHO
/Modules/CPLD_FPGA/S3AN01A/PCB
/Modules/CPLD_FPGA/S3AN01A/PCB/S3AN01A.pcb
/Modules/CPLD_FPGA/S3AN01A/PrjInfo.txt
/Modules/CPLD_FPGA/S3AN01A/SCH
/Modules/CPLD_FPGA/S3AN01A/SCH/S3AN01A.ASC
/Modules/CPLD_FPGA/S3AN01A/SCH/S3AN01A.DSN
/Modules/CPLD_FPGA/S3AN01A/SCH/S3AN01A_BOM.xls
/Modules/CPLD_FPGA/S3AN01A/SCH/S3AN01A_SCH.pdf
1790
5050 d 23 h
miho
/Modules/
Přejmenování podstromu CPLD na CPLD_FPGA
Diff
/Modules/CPLD_FPGA
/Modules/CPLD
/Modules/CPLD_FPGA/ISPLSI1016A/SCH/ISPLSI1016A.DBK
/Modules/CPLD_FPGA/ISPLSI1016A/SCH/ISPLSI1016A.ONL
/Modules/CPLD_FPGA/ISPLSI1016A/SCH/LATTICE.OBK
/Modules/CPLD_FPGA/ISPLSI1016A/SCH/isplsi1016a.opj
/Modules/CPLD_FPGA/DirInfo.txt
1062
6123 d 3 h
kakl
/Modules/CPLD/
Diff
/Modules/CPLD/DirInfo.txt
1049
6124 d 1 h
kakl
/Modules/
Diff
/Modules/CPLD/cpld_Small.jpg
/Modules/CommRF/RC_Small.jpg
/Modules/H_Bridge/stepper_Small.jpg
/Modules/Measuring/probe_Small.jpg
/Modules/OpAmps/opamp_Small.jpg
/Modules/PowerSW/fet_Small.jpg
/Modules/PowerSupply/Supply_Small.jpg
/Modules/Sensors/sensors_Small.jpg
/Modules/Universal/BASE162101A_Small.jpg
1001
6145 d 21 h
miho
/Modules/
Doplněny metainformace pro sekci Modules (nejvyšší úroveň)
Diff
/Modules/CPLD/DirInfo.txt
/Modules/CommSerial/DirInfo.txt
/Modules/PowerSW/DirInfo.txt
/Modules/AVR/info.cs.txt
/Modules/AVR/info.en.txt
/Modules/Audio/info.cs.txt
/Modules/Audio/info.en.txt
/Modules/CPLD/info.cs.txt
/Modules/CommIR/info.cs.txt
/Modules/CommIR/info.en.txt
/Modules/CommSerial/info.cs.txt
/Modules/H_Bridge/info.cs.txt
/Modules/H_Bridge/info.en.txt
/Modules/HumanInterfaces/info.cs.txt
/Modules/HumanInterfaces/info.en.txt
/Modules/CommIR/DirInfo.txt
/Modules/CommRF/DirInfo.txt
/Modules/H_Bridge/DirInfo.txt
/Modules/HumanInterfaces/DirInfo.txt
/Modules/Measuring/DirInfo.txt
/Modules/OpAmps/DirInfo.txt
/Modules/PIC/DirInfo.txt
/Modules/PowerSupply/DirInfo.txt
/Modules/Sensors/DirInfo.txt
/Modules/Universal/DirInfo.txt
927
6176 d 22 h
spirek
/Modules/CPLD/ISPLSI1016A/SCH/
Diff
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DBK
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.ONL
/Modules/CPLD/ISPLSI1016A/SCH/LIBRARY1.OLB
/Modules/CPLD/ISPLSI1016A/SCH/isplsi1016a.opj
926
6176 d 23 h
spirek
/Modules/CPLD/ISPLSI1016A/SCH/
Diff
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.ASC
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DSN
/Modules/CPLD/ISPLSI1016A/SCH/LATTICE.OBK
/Modules/CPLD/ISPLSI1016A/SCH/LATTICE.OLB
923
6181 d 1 h
kaklik
/Modules/CPLD/
upravy schematu chybi dodelat programovaci konektor.
Diff
/Modules/CPLD/info.cs.txt
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DBK
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.ONL
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.opj
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DSN
921
6182 d 3 h
spirek
/Modules/CPLD/ISPLSI1016A/SCH/
Diff
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.ASC
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DBK
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DSN
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.ONL
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.opj
920
6182 d 4 h
spirek
/Modules/CPLD/
Diff
/Modules/CPLD
/Modules/CPLD/ISPLSI1016A
/Modules/CPLD/ISPLSI1016A/SCH
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.ASC
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DBK
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.DSN
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.ONL
/Modules/CPLD/ISPLSI1016A/SCH/ISPLSI1016A.opj
/Modules/CPLD/ISPLSI1016A/SCH/LATTICE.OBK
/Modules/CPLD/ISPLSI1016A/SCH/LATTICE.OLB