Rev 0 – ?author? – ?age? (?date?)
?log?
Subversion Repositories
–
MLAB
MLAB
library
svnkaklik
MLAB_E
8magsvn
Català-Valencià – Catalan
中文 – Chinese (Simplified)
中文 – Chinese (Traditional)
Česky – Czech
Dansk – Danish
Nederlands – Dutch
English – English
Suomi – Finnish
Français – French
Deutsch – German
עברית – Hebrew
हिंदी – Hindi
Magyar – Hungarian
Bahasa Indonesia – Indonesian
Italiano – Italian
日本語 – Japanese
한국어 – Korean
Македонски – Macedonian
मराठी – Marathi
Norsk – Norwegian
Polski – Polish
Português – Portuguese
Português – Portuguese (Brazil)
Русский – Russian
Slovenčina – Slovak
Slovenščina – Slovenian
Español – Spanish
Svenska – Swedish
Türkçe – Turkish
Українська – Ukrainian
Oëzbekcha – Uzbek
(root)
/
Modules
/
CPLD_FPGA/
@ 4379
Rev 0
Show changed files
Details
Blame
Compare with Previous
From rev:
To rev:
Max revs:
Search history for:
←Prev
1
2
Next→
Show All
Rev
Age
Author
Path
Log message
Diff
3690
3821 d 5 h
kaklik
/
presunuti zdrojaku ke generatoru pulzu.
Diff
3512
3950 d 21 h
jacho
/Modules/
Diff
3509
3950 d 23 h
kaklik
/Modules/
pregenerovani dokumentace.
Diff
3445
3997 d 2 h
kaklik
/
zlepseni dokumentace modulu.
Diff
3425
4005 d 19 h
kaklik
/
pridani dalsi dokumentace.
Diff
3383
4029 d 0 h
kaklik
/Modules/
zalozeni noveho modulu pro delicku hodin.
Diff
3370
4049 d 0 h
kaklik
/
zalozeni dokumentacni slozky pro novy modul FPGA.
Diff
3327
4103 d 23 h
kaklik
/
pridani pres vikend vytvorenych souboru
Diff
3243
4168 d 20 h
kaklik
/Modules/CPLD_FPGA/
uprava jmenne konvence projektovych slozek.
Diff
3178
4176 d 21 h
kaklik
/
uprava skriptu pro vyrobu qr kodu a vyroba QR kodu pro nove moduly..
Diff
3174
4179 d 1 h
jacho
/Modules/
Diff
3146
4185 d 4 h
kaklik
/Modules/
odstraneny nadbytecne rezistory a nahrazeny rezervnimi pull up / pull down rezistory
Diff
3108
4194 d 17 h
kaklik
/Modules/
pridani QR kodu i v dalsich adresarich.
Diff
3106
4194 d 18 h
kaklik
/
vygenerovani QR kodu v modulech, ktere maji existujici soubor PrjInfo.txt
Diff
3094
4197 d 5 h
miho
/Modules/CPLD_FPGA/XILINX_CHIPSCOPE/BIN/14.6/
Přidán překlad FPGA S3AN01_ChipScope pro právě uvolněné ISE verze 14.6.
Diff
3093
4198 d 1 h
miho
/Modules/CPLD_FPGA/XILINX_XVC/XVC_SOFTWARE/XVC_1x/
Doplněna podpora mlab_xvcd pro Raspberry Pi Linux
Diff
3092
4198 d 10 h
miho
/Modules/CPLD_FPGA/XILINX_XVC/XVC_SOFTWARE/XVC_1x/lib_linux/
Zapomenuté knihovny pro XVCD (mají zakázanou příponu a tak unikly pozornosti)
Diff
3091
4200 d 0 h
miho
/Modules/CPLD_FPGA/XILINX_CHIPSCOPE/
Demo aplikace Xilinx ChipScope pro S3AN01 s použitím Xilinx Virtual Cable technologie
Diff
3090
4200 d 1 h
miho
/Modules/CPLD_FPGA/XILINX_XVC/XVC_SOFTWARE/XVC_1x/
Doplněna varianta mlab_xvcd_i386 o variantu for pro x86_64
Diff
2947
4249 d 19 h
miho
/Modules/CPLD_FPGA/XILINX_XVC/
Diff