←Prev12Next→ Show All
Rev Age Author Path Log message Diff
3427 3959 d 2 h kaklik / vylepseni dokumentace studie prijimace Diff
3425 3960 d 18 h kaklik / pridani dalsi dokumentace. Diff
3424 3960 d 20 h miho /Modules/Clock/CLK1PLL01A/ Hodinový PLL generátor s obvodem TI CDCE913 (schema, PCB a technologické výstupy). Diff
3421 3962 d 22 h kaklik / vylepseni dokumentace. Diff
3404 3982 d 14 h kaklik /Modules/Clock/CLKDIV01A/ vygenerovani nahledu. Diff
3403 3982 d 14 h kaklik /Modules/Clock/CLKDIV01A/ oprava chyb z TODO. Diff
3402 3982 d 16 h kaklik /Modules/Clock/CLKDIV01A/ zaznam nalezenych chyb.. Diff
3401 3982 d 16 h kaklik /Modules/Clock/CLKDIV01A/ pridani popisu nalezenych chyb. Diff
3398 3982 d 19 h kaklik /Modules/Clock/CLKDIV01A/SCH/ Diff
3397 3982 d 20 h kaklik /Modules/Clock/CLKDIV01A/SCH/ Diff
3396 3982 d 20 h kaklik /Modules/Clock/CLKDIV01A/ vygenerovanitechnologickych vystupu Diff
3395 3982 d 21 h kaklik /Modules/Clock/CLKDIV01A/ Diff
3394 3982 d 21 h kaklik /Modules/Clock/CLKDIV01A/ ulozeni verze pred otocenim konektoru. Diff
3393 3982 d 22 h kaklik /Modules/Clock/CLKDIV01A/PCB/ zapojeni diff paru. Diff
3392 3982 d 22 h kaklik /Modules/Clock/CLKDIV01A/PCB/ Diff
3391 3982 d 22 h kaklik /Modules/Clock/CLKDIV01A/PCB/ prvni slusne zapojeni diferencialnich paru. Diff
3389 3982 d 23 h kaklik /Modules/Clock/CLKDIV01A/PCB/ otoceni a srovnani konektoru Diff
3388 3983 d 0 h kaklik /Modules/Clock/CLKDIV01A/ Diff
3387 3983 d 1 h kaklik /Modules/Clock/CLKDIV01A/ Diff
3386 3983 d 4 h kaklik /Modules/Clock/CLKDIV01A/ aktualizace podle noveho navrhu. Diff