←Prev12Next→ Show All
Rev Age Author Path Log message Diff Changes
1555 5104 d 12 h kaklik /Modules/Clock/ pokus s ladenim delky spoju Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
/Modules/Clock/CLKHUB02A/PCB/CLKHUB.pcb
1548 5114 d 23 h kaklik /Modules/Clock/ aktualizace popisu modulů. Diff
/Modules/Clock/CLKHUB02A/DOC/CLKHUB02A.pdf
/Modules/Clock/CLKHUB02A/PrjInfo.txt
/Modules/Clock/CLKGEN01A/PrjInfo.txt
/Modules/Clock/CLKHUB01A/PrjInfo.txt
1547 5115 d 0 h kaklik /Modules/Clock/CLKGEN01A/ Fotky LO. Diff
/Modules/Clock/CLKGEN01A/CLKGEN01A_Bottom_Small.jpg
/Modules/Clock/CLKGEN01A/DOC/SRC/CLKGEN01A_Bottom_Big.jpg
1546 5117 d 21 h kaklik /Modules/Clock/CLKGEN01A/ seznam chyb. Diff
/Modules/Clock/CLKGEN01A/opravit.txt
1545 5117 d 22 h kaklik /Modules/Clock/CLKGEN01A/ potisk Diff
/Modules/Clock/CLKGEN01A/CAM_AMA/T1.pdf
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1544 5118 d 23 h kaklik / Diff
/Modules/Clock/CLKGEN01A/CAM_AMA/V2.pdf
/Library/Templates/PADS/DEFAULT_v4.cam
1543 5119 d 0 h kaklik /Modules/Clock/CLKGEN01A/ vymena CAM vystupu Diff
/Modules/Clock/CLKGEN01A/CAM_PROFI/M2.PHO
/Modules/Clock/CLKGEN01A/CAM_PROFI/V2.PHO
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1542 5119 d 1 h kaklik /Modules/Clock/CLKGEN01A/ generovani technologickych dat. Diff
/Modules/Clock/CLKGEN01A/CAM_PROFI/BOARD.PHO
/Modules/Clock/CLKGEN01A/CAM_PROFI/DRILL.DRL
/Modules/Clock/CLKGEN01A/CAM_PROFI/M2.PHO
/Modules/Clock/CLKGEN01A/CAM_PROFI/T1.PHO
/Modules/Clock/CLKGEN01A/CAM_PROFI/V2.PHO
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1541 5119 d 13 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1540 5119 d 14 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1539 5119 d 14 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1531 5136 d 13 h kaklik /Modules/Clock/CLKGEN01A/ pridani chybejicich terminacnich odporu.. Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.DSN
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.asc
1530 5136 d 20 h kaklik /Modules/Clock/CLKGEN01A/ Temer konecna verze PCB pro Si570. Respektive Si5XX Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.DSN
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.pdf
1529 5136 d 22 h kaklik /Modules/Clock/CLKGEN01A/ Vpodstate hotovy tistak, jeste bude pokus s otocenim konektoru. Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.DSN
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.asc
1528 5136 d 23 h kaklik /Modules/ Diff
/Modules/Memory/SDcard01B
/Modules/Memory/SDcard01B/SCH
/Modules/Memory/SDcard01B/SCH/SDCARD.DSN
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.DSN
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.asc
1527 5137 d 0 h kaklik /Modules/Clock/CLKGEN01A/SCH/ pridani zapomenutych der a fidu znacek Diff
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.DSN
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.asc
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.pdf
1526 5137 d 15 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1525 5137 d 15 h kaklik /Modules/Clock/CLKGEN01A/PCB/ zacatek prace na plosnem spoji. Diff
/Modules/Clock/CLKGEN01A/PCB/CLKGEN.pcb
1524 5137 d 20 h kaklik /Modules/Clock/CLKGEN01A/SCH/ export dat pro PADs. Diff
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.asc
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.DSN
1523 5137 d 20 h kaklik /Modules/Clock/CLKGEN01A/SCH/ Diff
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.DSN
/Modules/Clock/CLKGEN01A/SCH/CLKGEN.pdf