←Prev12Next→ Show All
Rev Age Author Path Log message Diff
1712 5025 d 23 h kaklik /Modules/Clock/CLKGEN01B/ Diff
1711 5026 d 0 h kaklik /Modules/Clock/CLKGEN01B/ uprava zemeni a rozlozeni soucastek Diff
1691 5052 d 3 h kaklik / Fifmware zeditovan tak, aby nepotreboval bootloader. Diff
1668 5065 d 1 h kaklik /Modules/ nove moduly Diff
1666 5070 d 13 h kaklik /Modules/ Zalozeni noveho typu modulu pro Time to Digital conversion Diff
1661 5080 d 2 h kaklik /Modules/Clock/CLKGEN01A/SW/DG8SAQ synthesiser_Emulator/ do MLABu naportovan program pro ovladani kmitoctove syntezy z pocitace. Diff
1572 5142 d 15 h kaklik / poznamky problemu Diff
1555 5170 d 23 h kaklik /Modules/Clock/ pokus s ladenim delky spoju Diff
1548 5181 d 11 h kaklik /Modules/Clock/ aktualizace popisu modulů. Diff
1547 5181 d 12 h kaklik /Modules/Clock/CLKGEN01A/ Fotky LO. Diff
1546 5184 d 8 h kaklik /Modules/Clock/CLKGEN01A/ seznam chyb. Diff
1545 5184 d 10 h kaklik /Modules/Clock/CLKGEN01A/ potisk Diff
1544 5185 d 11 h kaklik / Diff
1543 5185 d 11 h kaklik /Modules/Clock/CLKGEN01A/ vymena CAM vystupu Diff
1542 5185 d 12 h kaklik /Modules/Clock/CLKGEN01A/ generovani technologickych dat. Diff
1541 5186 d 1 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1540 5186 d 1 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1539 5186 d 1 h kaklik /Modules/Clock/CLKGEN01A/PCB/ Diff
1531 5203 d 1 h kaklik /Modules/Clock/CLKGEN01A/ pridani chybejicich terminacnich odporu.. Diff
1530 5203 d 8 h kaklik /Modules/Clock/CLKGEN01A/ Temer konecna verze PCB pro Si570. Respektive Si5XX Diff