←Prev12Next→ Show All
Rev Age Author Path Log message Diff
1744 5044 d 7 h kakl /Modules/TDC/GP201A/ opravena chyba v popisu napajeni. zacatek psani firmwaru Diff
1743 5045 d 7 h kakl /Modules/CommSerial/ETH01A/ Vytvořena první část schéma pro Ethernet modul. Chybí PoE část a dokreslení ETH konektoru. Diff
1742 5045 d 18 h kaklik /Modules/ADconverters/ADCmonoPPI01A/ nalezene chyby Diff
1741 5045 d 20 h kakl /Modules/PIC/PIC18F8xTQ8001A/ vylepseni osazovaku Diff
1740 5046 d 17 h kakl /Modules/ opravy PCB Diff
1739 5047 d 8 h kakl /Modules/ARM/STM32F10xRxT/ Uprava PCB Diff
1738 5048 d 8 h kaklik /Modules/ARM/STM32F10xRxT/PCB/ zbyva vyhazet nove zmrsene cesty. Diff
1737 5048 d 9 h kaklik /Modules/ARM/STM32F10xRxT/ Diff
1736 5048 d 10 h kaklik /Modules/ARM/STM32F10xRxT/ meziverze se synchronizaci schematu a PCB. Diff
1727 5050 d 17 h kaklik /Modules/ARM/STM32F10xRxT/ vylepseni dokumentace. Diff
1718 5060 d 15 h kaklik / Opravy a doplneni Diff
1717 5061 d 9 h kaklik /Modules/PIC/PIC18F8xTQ8001A/ oprava potisku Diff
1715 5061 d 15 h kaklik /Modules/Clock/CLKGEN01A/ Diff
1714 5061 d 23 h kaklik /Modules/ARM/STM32F10xRxT/ priprava novych modulu. Diff
1713 5062 d 18 h kaklik / priprava novych modulu. Diff
1712 5063 d 8 h kaklik /Modules/Clock/CLKGEN01B/ Diff
1711 5063 d 8 h kaklik /Modules/Clock/CLKGEN01B/ uprava zemeni a rozlozeni soucastek Diff
1708 5064 d 17 h mija /Modules/ARM/STM32F10xRxT/ Diff
1707 5064 d 17 h mija /Modules/ARM/STM32F10xRxT/ uprava modulu ARM Diff
1704 5065 d 17 h kaklik /Modules/TDC/GP201A/ vygenerovani vystupu pro vyrobu PCB. Diff