←Prev12Next→ Show All
Rev Age Author Path Log message Diff
3392 4054 d 2 h kaklik /Modules/Clock/CLKDIV01A/PCB/ Diff
3391 4054 d 2 h kaklik /Modules/Clock/CLKDIV01A/PCB/ prvni slusne zapojeni diferencialnich paru. Diff
3390 4054 d 3 h jacho /Modules/CommSerial/USBI2C01A/ Diff
3389 4054 d 4 h kaklik /Modules/Clock/CLKDIV01A/PCB/ otoceni a srovnani konektoru Diff
3388 4054 d 4 h kaklik /Modules/Clock/CLKDIV01A/ Diff
3387 4054 d 5 h kaklik /Modules/Clock/CLKDIV01A/ Diff
3386 4054 d 8 h kaklik /Modules/Clock/CLKDIV01A/ aktualizace podle noveho navrhu. Diff
3385 4055 d 0 h kaklik /Modules/Clock/CLKDIV01A/PCB/ zkouska zaroutovatelnosti. Diff
3384 4055 d 0 h kaklik /Modules/Clock/CLKDIV01A/ prvni schema a plosny spoj modulu delicky. Diff
3383 4055 d 3 h kaklik /Modules/ zalozeni noveho modulu pro delicku hodin. Diff
3381 4059 d 19 h kaklik /Modules/Sensors/ pridani kostry pro cteni referencniho tlakomeru. Diff
3376 4066 d 18 h kaklik /Modules/Sensors/ALTIMET01A/SW/Python/ testovaci program pro vycitani mereni ze sensoru. Diff
3375 4066 d 19 h kaklik /Modules/Sensors/ALTIMET01A/SW/ sensor testing. Diff
3374 4069 d 1 h kaklik /Modules/Sensors/ Diff
3373 4074 d 4 h kaklik / zlepseni dokumentace. Diff
3372 4074 d 6 h jacho /Modules/CommSerial/USBI2C01A/pdf/CP2112/ Diff
3371 4074 d 6 h kaklik / vylepseni dokumentace Diff
3370 4075 d 2 h kaklik / zalozeni dokumentacni slozky pro novy modul FPGA. Diff
3369 4076 d 18 h kaklik / vylepseni dokumentace. Diff
3368 4077 d 8 h kaklik / pridani zapomenutych souboru. Diff