Line No. | Rev | Author | Line |
---|---|---|---|
1 | 6 | kaklik | /*! \file sramswconf.h \brief Software-driven SRAM memory bus access configuration. */ |
2 | //***************************************************************************** |
||
3 | // |
||
4 | // File Name : 'sramswconf.h' |
||
5 | // Title : Software-driven SRAM memory bus access functions |
||
6 | // Author : Pascal Stang - Copyright (C) 2002 |
||
7 | // Created : 11/11/2002 |
||
8 | // Revised : 11/13/2002 |
||
9 | // Version : 1.0 |
||
10 | // Target MCU : Atmel AVR series |
||
11 | // Editor Tabs : 4 |
||
12 | // |
||
13 | // This code is distributed under the GNU Public License |
||
14 | // which can be found at http://www.gnu.org/licenses/gpl.txt |
||
15 | // |
||
16 | //***************************************************************************** |
||
17 | |||
18 | #ifndef SRAMSWCONF_H |
||
19 | #define SRAMSWCONF_H |
||
20 | |||
21 | // defines |
||
22 | |||
23 | // data bus (DATA[0:7]) and low address (ADDR[0:7]) port |
||
24 | #define SRAM_ADL PORTA |
||
25 | #define SRAM_ADL_DDR DDRA |
||
26 | #define SRAM_ADL_IN PINA |
||
27 | // high address port (ADDR[8:15]) |
||
28 | #define SRAM_AH PORTC |
||
29 | #define SRAM_AH_DDR DDRC |
||
30 | // page address port (PAGE[0:3]) |
||
31 | #define SRAM_PAGE PORTB |
||
32 | #define SRAM_PAGE_DDR DDRB |
||
33 | #define SRAM_PAGE_MASK 0x0F |
||
34 | // control port |
||
35 | #define SRAM_CTRL PORTD |
||
36 | #define SRAM_CTRL_DDR DDRD |
||
37 | // control lines |
||
38 | #define SRAM_ALE PD5 |
||
39 | #define SRAM_WR PD6 |
||
40 | #define SRAM_RD PD7 |
||
41 | |||
42 | #endif |
Powered by WebSVN v2.8.3