Subversion Repositories svnkaklik

Rev

Rev 1073 | Rev 1075 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log

Rev Author Line No. Line
1073 kaklik 1
\chap Testing construction
2
 
3
\sec Required parameters
4
 
5
Wide dynamical range and high  3 intercept point are desired. The receiver must accept wide dynamic signals because radioastronomical signal in typically weak signal covered by strong man made noise signal.    
6
 
7
%\sec Sampling frequency
8
 
9
%\sec System scalability
10
 
11
%\secc Differential signaling 
12
 
13
\sec System description
14
 
15
%	\secc Frequency synthesis       
16
 
17
\secc Signal connectors 
18
 
19
Several widely used and commercially easily accessible differential connectors was considered. 
20
 
21
\begitems
22
 
23
  * <del>[[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
24
  * [[http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
25
  * <del>[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
26
 
27
\enditems
28
 
29
MiniSAS connector was chosen as  the best for use in connection multiple ADC modules.  This miniSAS connector is compatible with existing SATA cabling system. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems. 
30
 
31
\secc Design of ADC modules
32
 
1074 kaklik 33
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.  And much better than widely used Eagle software.
1073 kaklik 34
 
1074 kaklik 35
New PCB footprints must be designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. They are now publicly accessible from official 
1073 kaklik 36
 
37
 
38
\secc ADC modules interface
39
 
40
All two ADCdual01A modules was connected to FPGA ML605 board trough
41
 
42
\midinsert
43
\picw=10cm \cinspic ./img/ML605-board.jpg
44
\caption/f Used FPGA ML605 development board.
45
\endinsert
46
 
47
\secc Output data format
48
 
49
\midinsert
50
\ctable {cccccccccc}{
51
\hfil
52
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
53
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
54
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
55
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
56
}
57
\caption/t System device "/dev/xillybus_data2_r" data format
58
\endinsert
59
 
60
\sec Achieved parameters
61
 
62
\secc Data reading and recording 
63
 
64
For reading data stream from ADC driver Gnuradio software was used. Gnuradio suite consist gnuradio-companion which is a graphical tool for creating signal flow graphs and generating flow-graph source code. This tool was used to create basic RAW data grabber to record and interactive wiev data stream output from ADC modules. 
65
 
66
\midinsert
67
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
68
\caption/f ADC recorder flow graph created in gnuradio-companion.
69
\endinsert
70
 
71
\midinsert
72
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
73
\caption/f User interface window of running ADC grabber.
74
\endinsert
75
 
76
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal. 
77
 
78
 
79
%\sec Future improvements
80
 
81
%\chap Example of usage
82
 
83
%\sec Simple polarimeter station
84
 
85
%\sec Basic interferometer station
86
 
87
%\sec Simple passive Doppler radar
88
 
89
%\chap Proposed final system
90
 
91
%\sec Custom design of FPGA board
92
 
93
%\sec Parralella board computer
94
 
95
%\chap Conclusion