Subversion Repositories svnkaklik

Rev

Details | Last modification | View Log

Rev Author Line No. Line
1073 kaklik 1
\chap Testing construction
2
 
1086 kaklik 3
Whole design of radioastronomy receiver digitalization unit is constructed for use in wide range of applications and tasks related to signal digitalisation from radioastronomy receivers. Illustrating problem for its use is signal digitalisation from multiple antenna arrays. And this design will become a part of MLAB Advanced Radio Astronomy System. 
1083 kaklik 4
 
1073 kaklik 5
\sec Required parameters
6
 
1075 kaklik 7
Wide dynamical range and high  3 intercept point are desired. The receiver must accept wide dynamic signals because classic radioastronomy signal in typically weak signal covered by strong man made noise signal.    
1073 kaklik 8
 
1083 kaklik 9
\begitems
10
  * Dynamical range better than 80 dB
11
  * Phase stability between channels 
12
  * Noise (all types)
13
  * Sampling jitter better than 100 metres
14
\enditems
15
 
16
 
17
 
1075 kaklik 18
\sec Sampling frequency
1073 kaklik 19
 
1075 kaklik 20
Sampling frequency is limited by technical constrains in testing construction design. This parameter is especially limited by sampling frequencies of analog to digital conversion chips accessible on market. Combination of required parameters -- dynamic range which needs 16bit at least and minimum sampling frequency of 1 MSPS, leads to high end ADC chips. Which does not support such low sampling frequencies at all. Its minimum sampling frequency is 5 MSPS.  
21
 
22
\sec System scalability
1073 kaklik 23
 
1075 kaklik 24
For analog channels scalability special parameters of ADC modules were needed. ADC module ideally needs separate output for each I/Q channel. ADC module must have separate inputs for sampling and for data output clocks. This parameters allows conduction of relatively low digital data rates. And digital signal can be conducted on long wires. 
1073 kaklik 25
 
1075 kaklik 26
Clock signal will be handled specially in this scalable design. Selected ADC chip guaranteed defined clock skew between sampling and data output clock. This allows taking data and frame  clocks from first ADC module only. Other data and frame clocks from other ADC modules can be measured for diagnostic purposes. (Failure detection, jitter measurement etc.)   
27
 
28
This system concept allows scalability technically  limited by number of differential signals on host side,  and its computational power.  There is another advantage of scalable data acquisition system -- economic reasons. Observatories or end user can pick choice how much money they are able to spent in radioastronomy receiver system. This option is especially useful for science sites without previous experience with radioastronomy observations.     
29
 
30
\secc Differential signalling 
31
 
32
This concept of scalable design requires relatively long traces between ADC and digital unit which captures the data and performs computations.  Distance of digital processing unit and analog to digital conversion unit has advantage in noise retention typically produced by digital circuits. Those digital circuits such as FPGA or other flip-flops block and traces usually works on high frequencies and emits wideband noise with relatively low power.  In such case any distance increase between noise source and analog signal source increase S/N significantly. But this distance also brings problems with digital signal transmission between ADC and computational unit. But this obstruction should be resolved easier in free space than on board routing. The high quality differential signalling shielded cables should be used.  This technology have two advantages on PCB signal routing. It can use two wire twisting for leak inductance suppression of signal path. And this twisted pair may be additionally shielded by uninterrupted metal foil.              
33
 
1076 kaklik 34
\secc Phase matching
35
 
36
For multiple antenna radioastronomy project, system phase stability is mandatory. It allows precise high resolution imaging of object. 
37
 
38
High phase stability in this scalable design is achieved by centralised frequency generation  and distribution with multi-output LVPECL hubs. These hubs have equiphased outputs for multiple devices. 
39
 
40
This design ensures that all devices have access to defined phase and known frequency.     
41
 
42
 
1073 kaklik 43
\sec System description
44
 
1075 kaklik 45
In this section testing system will be described.
1073 kaklik 46
 
1075 kaklik 47
\secc Frequency synthesis       
48
 
1077 kaklik 49
Centralised topology was used for frequency synthesis. One precise high frequency and low jitter digital oscillator was used and other working frequencies are delivered by division from it.  This central oscillator has software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design was developed in parallel to this diploma thesis construction as related project, but it is not explicitly required by specification.}
50
 This method was used in order to meet modern requirements on radioastronomy equipment, which needs precise frequency and phase stability on wide area for effective radioastronomy imaging. 
1083 kaklik 51
 
52
Every ADC module will be directly connected to CLKHUB02A module. This module takes sampling clock delevered by FPGA from main local oscillator.  This signal should use high quality differential signaling cable -- SATA cable should be used for this purpose. 
1075 kaklik 53
 
1086 kaklik 54
\secc Signal cable connectors 
1073 kaklik 55
 
1077 kaklik 56
Several widely used and commercially easily accessible differential connectors were considered. 
1073 kaklik 57
 
58
\begitems
1077 kaklik 59
* HDMI % [[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
60
* SATA  		%{http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
61
* DisplayPort 		%[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
62
* SAS/miniSAS
1073 kaklik 63
\enditems
64
 
1086 kaklik 65
MiniSAS connector was chosen as  the best for use in connection multiple ADC modules.  This miniSAS connector is compatible with existing SATA cabling system and aggregates multiple SATA cables to single connector this cable type is shown on image \ref[img-miniSAS-cable]. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems thus is commercially available. 
66
One drawback is that miniSAS PCB connectors are manufactured in SMT versions only. But outer metal housing of connector is standard trough hole type. This mechanical design should degrade durability of this connector type. 
1073 kaklik 67
 
1085 kaklik 68
 
69
\midinsert
1086 kaklik 70
\clabel[img-miniSAS-cable]{Used miniSAS cable}
1085 kaklik 71
\picw=10cm \cinspic ./img/miniSAS_SATA_cable.jpg
72
\caption/f A type of miniSAS cable similar to used.
73
\endinsert
74
 
1086 kaklik 75
\secc Signal integrity requirements
1085 kaklik 76
 
1086 kaklik 77
Used ADC modules has DATA clock frequency eight times higher than sampling frequency in single line output mode. This implicates 40 MHz output bit rate. 
78
 
79
 
1073 kaklik 80
\secc Design of ADC modules
81
 
1083 kaklik 82
This modules have MLAB standard construction with four mounting holes in corner aligned in defined raster. 
83
 
1086 kaklik 84
Data serial data output of ADC module should be connected directly to FPGA for basic primary signal processing. Used ADC chip has selectable bit width of data output bus thus output SATA connectors has signals arranged to contain a single bit from every ADC channel.  This signal concept enables selection of proper bus bitwidth according to sampling rate. (Higher bus bit-width downgrades signalling speed and vice versa.)
1083 kaklik 85
 
86
For connection of this signaling layout, miniSAS to multiple SATA cable should be used.  
87
 
1074 kaklik 88
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.  And much better than widely used Eagle software.
1073 kaklik 89
 
1083 kaklik 90
New PCB footprints have been designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. And they are now publicly accessible from official KiCAD repository at GitHub.  
91
 
92
 
93
\secc ADC selection
94
 
95
Several ADC signaling formats currently exist for communication with FPGA. 
96
 
97
\begitems
98
  * DDR LVDS
99
  * JEDEC 204B
100
  * JESD204A
101
  * Paralel LVDS
102
  * Serdes
103
  * serial LVDS
104
\enditems
105
 
106
Serial LVDS has been selected because uses lowest number of differencial pairs. This parameter is mandatory for construction complexity and reliability. \url{http://www.ti.com/lit/pdf/snaa110}
107
 
1086 kaklik 108
An ultrasound AFE chips should be ideal for this purpose -- this chips has front-end amplifiers and filters integrated. But theirs drawback is incapability of handling differential input signal and relatively low dynamic range (consists 12bit ADC). This IO has many ADC channels thus scaling are possible in factor of 4 receivers (8 analogue channels).
1083 kaklik 109
 
1086 kaklik 110
If we require separate output for every analogue channel and 16bit deph. Only several 2-Channel simultaneous sampling ADCs currently exists which meet these requirements.  These ADCs parameters are summarised in table \ref[ADC-type] 
1083 kaklik 111
 
1086 kaklik 112
\midinsert \clabel[ADC-types]{Available ADC types}
113
\ctable{lrrrrrcc}{
114
\hfil ADC Type & LTC2271 & LTC2190 & LTC2191 & LTC2192 & LTC2193 & LTC2194 & LTC2195 \cr
115
SNR [dB] & 84.1 & 77 & 77 & 77 & 76.8 & 76.8 & 76.8 \cr
116
SFDR [dB] & 99 & 90 & 90 & 90 & 90 & 90 & 90 \cr
117
S/H Bandwidth [MHz] & 200 & \multispan6 550 \cr
118
Sampling rate [MSPS] & 20 & 25 & 40 & 65 & 80 &  105 & 125 \cr
119
Configuration & \multispan7 SPI \cr
120
Package & \multispan7 52-Lead (7mm $×$ 8mm) QFN \cr
121
}
122
\caption/t Summary of available ADC types and theirs parameters. 
123
\endinsert
1083 kaklik 124
 
1084 kaklik 125
All parts in this category are compatible with one board layout. Main differences are in sampling frequency and signal to noise ratio. The slowest one has maximal sampling frequency 20 MHz. But all types have minimal sampling frequency 5 MSPS.  All types were configurable over serial interface (SPI).  SPI seems to be a standard for high-end ADC chips from main manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..). 
1083 kaklik 126
 
1073 kaklik 127
\secc ADC modules interface
128
 
1076 kaklik 129
All two ADCdual01A modules was connected to FPGA ML605 board trough FMC2DIFF01A adapter board. Construction of this adapter module suppose FMC LPC connector. And this board is not MLAB compatible design. But this board is designed to meet VITA 57 standard specification for boards which uses zone 1 and zone 3. 
130
This specification guarantee compatibility with others FPGA board which has FMC LPC connector for mezzane cards. Schematic diagram of this adapter board is included in appendix. 
1073 kaklik 131
 
1083 kaklik 132
Primary purpose of this PCB is to enable connection of ADC modules from space excluded from PC case.  (In PC box analog circuits cannot be realised without using of massive RFI mitigation techniques). 
133
Differential signaling connectors should be used for conducting digital signal over relatively long cable. Signalintegrity sensitive links (clocks) are equiped by output driver and translator to LVPECL logic for better signal transmission quality.  
134
 
1073 kaklik 135
\midinsert
136
\picw=10cm \cinspic ./img/ML605-board.jpg
137
\caption/f Used FPGA ML605 development board.
138
\endinsert
139
 
1076 kaklik 140
Several SATA connectors and two miniSAS connectors are populated on this board.  This set of connectors allows connection of any number of ADC modules in range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors. Other supporting signal should be routed directly to SATA connectors on adapter. 
141
 
142
Signal configuration used in testing construction is described in tables. 
143
 
144
 
1073 kaklik 145
\secc Output data format
146
 
147
\midinsert
1086 kaklik 148
\ctable {clllllllll}{
1073 kaklik 149
\hfil
150
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
151
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
152
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
153
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
154
}
155
\caption/t System device "/dev/xillybus_data2_r" data format
156
\endinsert
157
 
158
\sec Achieved parameters
159
 
160
\secc Data reading and recording 
161
 
162
For reading data stream from ADC driver Gnuradio software was used. Gnuradio suite consist gnuradio-companion which is a graphical tool for creating signal flow graphs and generating flow-graph source code. This tool was used to create basic RAW data grabber to record and interactive wiev data stream output from ADC modules. 
163
 
164
\midinsert
165
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
166
\caption/f ADC recorder flow graph created in gnuradio-companion.
167
\endinsert
168
 
169
\midinsert
170
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
171
\caption/f User interface window of running ADC grabber.
172
\endinsert
173
 
174
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal. 
175
 
1078 kaklik 176
\secc ADC module parameters
1073 kaklik 177
 
1080 kaklik 178
Two pieces of ADC module design were realised and tested first piece denoted as ADC1 has LTC21190
1086 kaklik 179
ADC chip populated with LT660015 front-end operational apmlifier. This ADC1 module has 1kOhm resistors populated on inputs which gives to module internal attenuation of input signal. Value of this attenuation $A$ is described by formula 
1078 kaklik 180
 
1086 kaklik 181
$$
182
A = {1580 \times R_1} \over {R_1 + R_2}
183
$$
184
 
1080 kaklik 185
\midinsert
186
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
187
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
188
\endinsert
189
 
190
T
191
 
1078 kaklik 192
ADC1 CH1  maximal input 705.7 mV
193
 
1080 kaklik 194
 
195
\midinsert
196
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
197
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
198
\endinsert
199
 
1078 kaklik 200
LTC2271
201
6600125
202
1k
203
ADC2 CH1 maximal input 380 mV
204
 
205
 
1073 kaklik 206
%\chap Example of usage
207
 
208
%\sec Simple polarimeter station
209
 
210
%\sec Basic interferometer station
211
 
212
%\sec Simple passive Doppler radar
213
 
1075 kaklik 214
\chap Proposed final system
1073 kaklik 215
 
1085 kaklik 216
Construction of final system which should be used for real radioastronomy observations will be described. This chapter is mainly theoretical analysis of systems which should be used for data handling. Realisation of these ideas are planed for future development after full evaluation and testing of actual functional example design. 
1073 kaklik 217
 
1075 kaklik 218
\sec Custom design of FPGA board
1073 kaklik 219
 
1085 kaklik 220
In beginning of the project coustom design of FPGA interface board was supposed. This FPGA board should include PCI express interface and should have lower price than functional example construction. This board should have MLAB compatible design which is backward compatible with existing or improved design of ADC modules. For connection of this board an another adapter board with PCIe host interface was supposed. 
221
Thunderbolt technology standard was supposed for use in this PC to PCIe -> FPGA module. Thunderbolt chips are currently available on the market for reasonable prices. But specification for these devices are accessible for licensed users only and Intel has mass market oriented licensing policy,   which makes this technology inaccessible for low quantity product design.  In consequence of this external PCI Express cabling and expansion slots should be better solution. 
222
 
223
But this systems and cables are still very expensive. For example (http://www.opalkelly.com/products/xem6110/) has price tag 995 USD at time of writing this thesis.
224
Therefore better approach must be found.
225
 
1075 kaklik 226
\sec Parralella board computer
227
 
228
Parallella is gon
229
 
230
\sec GPU based computational system 
231
 
1086 kaklik 232
A new GPU development board NVIDIA K1 has been released in recent time it is shown on image \ref[img-NVIDIA-K1]. This board are intended for use in computer vision, robotics, medicine, security, and automotive. This board has ideal parameters for signal processing for this relatively low price 192 USD.  But it is currently in pre-order release stage (in April 2014). 
1075 kaklik 233
 
1086 kaklik 234
\midinsert
235
\clabel[img-NVIDIA-K1]{NVIDIA Jetson TK1 Development Kit}
236
\picw=15cm \cinspic ./img/Jetson_TK1_575px.jpg
237
\caption/f The NVIDIA Jetson TK1 Development Kit \url{https://developer.nvidia.com/jetson-tk1}.
238
\endinsert
239
 
240
 
241
 
1075 kaklik 242
\chap Conclusion 
243
 
244
Special design of scalable data-aquisition system was proposed. This system has parameters 
1080 kaklik 245
 
246
\sec Possible future improvements
247
 
248
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.