Subversion Repositories svnkaklik

Rev

Details | Last modification | View Log

Rev Author Line No. Line
1091 fluktuacia 1
\chap Trial design
1073 kaklik 2
 
1091 fluktuacia 3
The whole design of radioastronomy receiver digitalization unit is constructed to be used in a wide range of applications and tasks related to digitalisation of signal from radioastronomy receivers. A good illustrating problem for its use is a signal digitalisation from multiple antenna arrays. This design will eventually become a part of MLAB Advanced Radio Astronomy System. 
1083 kaklik 4
 
1073 kaklik 5
\sec Required parameters
6
 
1093 fluktuacia 7
Wide dynamical range and high 3 intercept points are desired. The receiver must accept wide dynamic signals because a typical radioastronomical signal has a form of a weak signal covered by a strong man-made noise.    
1073 kaklik 8
 
1083 kaklik 9
\begitems
10
  * Dynamical range better than 80 dB
11
  * Phase stability between channels 
12
  * Noise (all types)
13
  * Sampling jitter better than 100 metres
14
\enditems
15
 
16
 
17
 
1075 kaklik 18
\sec Sampling frequency
1073 kaklik 19
 
1093 fluktuacia 20
Sampling frequency is limited by the technical constrains in the trial design. This parameter is especially limited by the sampling frequencies of analog-to-digital conversion chips available on the market. Combination of the required parameters -- dynamic range requiring at least 16bit and a minimum sampling frequency of 1 MSPS leads to need of high end ADC chips which does not support such low sampling frequencies at all. Their minimum sampling frequency is 5 MSPS.  
1075 kaklik 21
 
22
\sec System scalability
1073 kaklik 23
 
1093 fluktuacia 24
For analogue channels scalability, special parameters of ADC modules are required. Ideally, there should be a separate output for each I/Q channel in ADC module. ADC module must also have separate inputs for sampling and data output clocks. These parameters allow for conduction at relatively low digital data rates. As a result, the digital signal can be conducted even through long wires. 
1073 kaklik 25
 
1093 fluktuacia 26
Clock signal will be handled distinctively in our scalable design. Selected ADC chip are guaranteed to have defined clock skew between sampling and data output clock. This allows taking data and frame clocks from the first ADC module only. The rest of the data and frame clocks from other ADC modules can be measured for diagnostic purposes (failure detection, jitter measurement etc.).
1075 kaklik 27
 
1093 fluktuacia 28
This system concept allows for scalability, that is technically limited by a number of differential signals on host side and its computational power.  There is another advantage of scalable data acquisition system -- an economic one. Observatories or end users can make a choice of how much money are they willing to spent on radioastronomy receiver system. This freedom of choice is especially useful for science sites without previous experience in radioastronomy observations.     
1075 kaklik 29
 
30
\secc Differential signalling 
31
 
1093 fluktuacia 32
The concept of scalable design requires relatively long circuit traces between ADC and digital unit which captures the data and performs the computations. The long distance between the digital processing unit and the analog-to-digital conversion unit has an advantage in noise retention typically produced by digital circuits. Those digital circuits, such as FPGA or other flip-flops block and circuit traces, usually work at high frequencies and emit wide-band noise with relatively low power. In such cases any increase in a distance between the noise source and analog signal source increase S/N significantly. However, at the same time a long distance brings problems with the digital signal transmission between ADC and computational unit. This obstacle should be resolved more easily in free-space than on board routing. The high-quality differential signalling shielded cables should be used. This technology has two advantages over PCB signal routing. First, it can use twisted pair of wires for leak inductance suppression in signal path and second, the twisted pair may additionally be shielded by uninterrupted metal foil.              
1075 kaklik 33
 
1076 kaklik 34
\secc Phase matching
35
 
1093 fluktuacia 36
For multiple antenna radioastronomy projects, system phase stability is a mandatory condition. It allows precise high resolution imaging of objects. 
1076 kaklik 37
 
1093 fluktuacia 38
High phase stability in our scalable design is achieved through centralised frequency generation  and distribution with multi-output LVPECL hubs, that have equiphased outputs for multiple devices. 
1076 kaklik 39
 
1093 fluktuacia 40
This design ensures that all devices have access to the defined phase and known frequency.     
1076 kaklik 41
 
42
 
1073 kaklik 43
\sec System description
44
 
1075 kaklik 45
In this section testing system will be described.
1073 kaklik 46
 
1075 kaklik 47
\secc Frequency synthesis       
48
 
1093 fluktuacia 49
We have used a centralised topology as a basis for frequency synthesis. One precise high-frequency and low-jitter digital oscillator has been used, while other working frequencies have been derived from it by the division of its signal. This central oscillator has a software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design has been developed in parallel to this diploma thesis as a related project, but it is not explicitly required by the diploma thesis.}
50
We have used methods of frequency monitoring compensation in order to meet modern requirements on radioastronomy equipment which needs precise frequency and phase stability over a wide scale for effective radioastronomy imaging. 
1083 kaklik 51
 
1093 fluktuacia 52
Every ADC module will be directly connected to CLKHUB02A module which takes sampling clock signal delivered by FPGA from main local oscillator.  This signal should use high quality differential signalling cable -- we should use SATA cable for this purpose. 
1075 kaklik 53
 
1086 kaklik 54
\secc Signal cable connectors 
1073 kaklik 55
 
1093 fluktuacia 56
Several widely used and commercially easily accessible differential connectors were considered to be use in our design. 
1073 kaklik 57
 
58
\begitems
1077 kaklik 59
* HDMI % [[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
60
* SATA  		%{http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
61
* DisplayPort 		%[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
62
* SAS/miniSAS
1073 kaklik 63
\enditems
64
 
1093 fluktuacia 65
At the end, MiniSAS connector was chosen as the best option to be used in connecting together multiple ADC modules. It is compatible with existing SATA cabling systems and aggregates multiple SATA cables to a single connector. It can be seen on the following picture \ref[img-miniSAS-cable]. A transition between SATA and miniSAS is achieved by SAS to SATA adapter cable which is commonly used in servers to connect SAS controller to multiple SATA hard disc in RAID systems and thus is commercially easily available. 
66
The main drawback of miniSAS PCB connectors lies in the fact, that they are manufactured in SMT versions only. The outer metal housing of connector is designed to be mounted using a standard through-hole mounting scheme, a design that unfortunately decreases the durability of the connector. 
1073 kaklik 67
 
1085 kaklik 68
 
69
\midinsert
1086 kaklik 70
\clabel[img-miniSAS-cable]{Used miniSAS cable}
1085 kaklik 71
\picw=10cm \cinspic ./img/miniSAS_SATA_cable.jpg
72
\caption/f A type of miniSAS cable similar to used.
73
\endinsert
74
 
1086 kaklik 75
\secc Signal integrity requirements
1085 kaklik 76
 
1093 fluktuacia 77
We use ADC modules that have DATA clock frequency eight times higher than sampling frequency in single line output mode, implying a 40 MHz output bit rate. 
1086 kaklik 78
 
79
 
1093 fluktuacia 80
\secc ADC modules design
1073 kaklik 81
 
1093 fluktuacia 82
The ADC modules have a standard MLAB construction scheme with four mounting holes in corners aligned in defined raster. 
1083 kaklik 83
 
1093 fluktuacia 84
Data serial data outputs of ADC modules should be connected directly to FPGAs for the basic primary signal processing. The ADC chip used in the modules has a selectable bit width of data output bus and thus the output SATA connectors have signals arranged to contain a single bit from every ADC channel.  This creates a signal concept enabling a selection of a proper bus bit-width according to the sampling rate (higher bus bit-width downgrades signalling speed and vice versa.)
1083 kaklik 85
 
1093 fluktuacia 86
In order to connect the above mentioned signalling layout, miniSAS to multiple SATA cable should be used.  
1083 kaklik 87
 
1093 fluktuacia 88
A KiCAD design suite had been chosen for PCB layout. However, the version is, despite having integrated CERN Push \& Shove routing capability, slightly unstable as it sometimes crushes due to an exception during routing. On the basis of these stability issues, the design had to be saved quite often. On the other hand, compared to commercially available solutions, such as MentorGraphics PADS or Cadence Orcad,  the Open-source KiCAD provides an acceptable option and it easily surpasses a widely used Eagle software.
1073 kaklik 89
 
1093 fluktuacia 90
As a part of work on the thesis, new PCB footprints for FMC, SATA a and miniSAS connectors have been designed and were committed to KiCAD github library repository. They are now publicly available on the official KiCAD repository at GitHub.  
1083 kaklik 91
 
92
 
93
\secc ADC selection
94
 
1093 fluktuacia 95
There exist several ADC signalling formats currently used in communication with FPGA. 
1083 kaklik 96
 
97
\begitems
98
  * DDR LVDS
99
  * JEDEC 204B
100
  * JESD204A
101
  * Paralel LVDS
102
  * Serdes
103
  * serial LVDS
104
\enditems
105
 
1093 fluktuacia 106
Because it uses the smallest number of differential pairs, the choice fell on the serial LVDS format. Small number of differential pairs is an important parameter determining the construction complexity and reliability. \url{http://www.ti.com/lit/pdf/snaa110}
1083 kaklik 107
 
1093 fluktuacia 108
An ultrasound AFE chip seems to be ideal for this purpose -- the chip has integrated both front-end amplifiers and filters. It has a drawback though - it is incapable of handling differential input signal and has a relatively low dynamic range (as it consists only of 12bit ADC). Because this IO has many ADC channels the scaling is possible only by a factor of 4 receivers (making 8 analogue channels).
1083 kaklik 109
 
1093 fluktuacia 110
If we require a separate output for every analogue channel and a 16bit depth we find that there are only a few 2-Channel simultaneous sampling ADCs currently existing which meet these requirements.  We have summarised the ADCs in the following table \ref[ADC-type] 
1083 kaklik 111
 
1086 kaklik 112
\midinsert \clabel[ADC-types]{Available ADC types}
113
\ctable{lrrrrrcc}{
114
\hfil ADC Type & LTC2271 & LTC2190 & LTC2191 & LTC2192 & LTC2193 & LTC2194 & LTC2195 \cr
115
SNR [dB] & 84.1 & 77 & 77 & 77 & 76.8 & 76.8 & 76.8 \cr
116
SFDR [dB] & 99 & 90 & 90 & 90 & 90 & 90 & 90 \cr
117
S/H Bandwidth [MHz] & 200 & \multispan6 550 \cr
118
Sampling rate [MSPS] & 20 & 25 & 40 & 65 & 80 &  105 & 125 \cr
119
Configuration & \multispan7 SPI \cr
120
Package & \multispan7 52-Lead (7mm $×$ 8mm) QFN \cr
121
}
1093 fluktuacia 122
\caption/t The summary of available ADC types and theirs characteristics. 
1086 kaklik 123
\endinsert
1083 kaklik 124
 
1093 fluktuacia 125
All parts in this category are compatible with one board layout. Main differences lay in the sampling frequency and signal to noise ratio, with the slowest having a maximum sampling frequency of 20 MHz. However all of them have a minimal sampling frequency of 5 MSPS and all are configurable over a serial interface (SPI). SPI seems to be a standard interface used in high-end ADC chips made by the largest manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..). 
1083 kaklik 126
 
1073 kaklik 127
\secc ADC modules interface
128
 
1096 kaklik 129
Both of the ADCdual01A modules were connected to FPGA ML605 board trough FMC2DIFF01A adapter board. The design of this adapter module expects the presence of FMC LPC connector and the board is, at the same time, not compatible with MLAB. It is, on the other hand, designed to meet the VITA 57 standard specifications for boards which support region 1 and region 3. VITA 57 regions are explained in the picture \ref[VITA57-regions].
1093 fluktuacia 130
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of this adapter board is included in the appendix. 
1073 kaklik 131
 
1094 fluktuacia 132
The primary purpose of the PCB is to enable the connection of ADC modules located outside the PC case. (In PC box analog circuits cannot be realised without the use of massive RFI mitigation techniques). 
133
Differential signalling connectors should be used for conducting digital signal over relatively long cables. The signal integrity sensitive links (clocks) are equipped with output driver and translator to LVPECL logic for better signal transmission quality.  
1083 kaklik 134
 
1073 kaklik 135
\midinsert
136
\picw=10cm \cinspic ./img/ML605-board.jpg
1094 fluktuacia 137
\caption/f FPGA ML605 development board.
1073 kaklik 138
\endinsert
139
 
1096 kaklik 140
\midinsert
141
\clabel[VITA57-regions]{VITA57 board geometry}
142
\picw=10cm \cinspic ./img/VITA57_regions.png
143
\caption/f Definition of VITA57 regions.
144
\endinsert
145
 
1094 fluktuacia 146
Several SATA connectors and two miniSAS connectors are populated on this board.  This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter. 
1076 kaklik 147
 
1094 fluktuacia 148
Signal configuration used in our trial design is described in the following tables. 
1076 kaklik 149
 
150
 
1073 kaklik 151
\secc Output data format
152
 
153
\midinsert
1086 kaklik 154
\ctable {clllllllll}{
1073 kaklik 155
\hfil
156
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
157
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
158
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
159
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
160
}
161
\caption/t System device "/dev/xillybus_data2_r" data format
162
\endinsert
163
 
164
\sec Achieved parameters
165
 
166
\secc Data reading and recording 
167
 
1094 fluktuacia 168
We use Gnuradio software to read the data stream from the ADC drive. Gnuradio suite consist of gnuradio-companion which is a graphical tool for creating signal-flow graphs and generating flow-graph source code. This tool was used to create a basic RAW data grabber to record and interactively view the data stream output from ADC modules. 
1073 kaklik 169
 
170
\midinsert
171
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
1094 fluktuacia 172
\caption/f An ADC recorder flow graph created in gnuradio-companion.
1073 kaklik 173
\endinsert
174
 
175
\midinsert
176
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
1094 fluktuacia 177
\caption/f User interface window of a running ADC grabber.
1073 kaklik 178
\endinsert
179
 
1094 fluktuacia 180
Interactive grabber viewer user interface shows live oscilloscope-like time-value display for all data channels and live time-frequency scrolling display (a waterfall view) for displaying the frequency components of the grabbed signal. 
1073 kaklik 181
 
1078 kaklik 182
\secc ADC module parameters
1073 kaklik 183
 
1094 fluktuacia 184
Two pieces of ADC modules were completed and tested. The first piece, labeled ADC1, has LTC21190
185
ADC chip populated with LT660015 front-end operational amplifier. It also has a 1kOhm resistors populated on inputs which gives it an ability of an internal attenuation of input signal. The value of this attenuation $A$ is described by the following formula 
1078 kaklik 186
 
1086 kaklik 187
$$
1087 kaklik 188
A = {1580 \times R_1 \over R_1 + R_2}
1086 kaklik 189
$$
190
 
1080 kaklik 191
\midinsert
192
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
193
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
194
\endinsert
195
 
196
 
1078 kaklik 197
ADC1 CH1  maximal input 705.7 mV
198
 
1080 kaklik 199
 
200
\midinsert
201
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
202
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
203
\endinsert
204
 
1078 kaklik 205
LTC2271
206
6600125
207
1k
208
ADC2 CH1 maximal input 380 mV
209
 
210
 
1073 kaklik 211
%\chap Example of usage
212
 
213
%\sec Simple polarimeter station
214
 
215
%\sec Basic interferometer station
216
 
217
%\sec Simple passive Doppler radar
218
 
1075 kaklik 219
\chap Proposed final system
1073 kaklik 220
 
1094 fluktuacia 221
Construction of a final system which is supposed to be employed for real radioastronomy observations will be described. This chapter is mainly a theoretical analysis of data handling systems. Realisation of these ideas might be possible as a part of our future development after we fully evaluate and test the current trial design. 
1073 kaklik 222
 
1075 kaklik 223
\sec Custom design of FPGA board
1073 kaklik 224
 
1094 fluktuacia 225
In the beginning of the project, a custom design of FPGA interface board had been considered. This FPGA board should include PCI express interface and should sell at lower price than trial design. It should be compatible with MLAB which is further backward compatible with the existing or improved design of ADC modules. For a connection of this board to another adapter board with PCIe we expect a use of a host interface. 
226
Thunderbolt technology standard was expected to be used in this PC to PCIe -> FPGA module. Thunderbolt chips are currently available on the market for reasonable prices. However, a problem lies in the accessibility to their specifications, as they are only available for licensed users and Intel has a mass market oriented licensing policy, that makes this technology inaccessible for low quantity production. As a consequence, an external PCI Express cabling and expansion slots should be considered as a better solution. 
1085 kaklik 227
 
1094 fluktuacia 228
However, these systems and cables are still very expensive. Take (http://www.opalkelly.com/products/xem6110/) as an example, with its price tag reaching 995 USD at time of writing of thesis.
229
Therefore, a better solution probably needs to be found.
1085 kaklik 230
 
1075 kaklik 231
\sec Parralella board computer
232
 
1092 kaklik 233
%Parallella is gon
1075 kaklik 234
 
235
\sec GPU based computational system 
236
 
1094 fluktuacia 237
A new GPU development board NVIDIA K1, shown in the following picture \ref[img-NVIDIA-K1], has recently been released. These boards are intended to be used in fields including computer vision, robotics, medicine, security or automotive industry. They have ideal parameters for signal processing for a relatively low price of 192 USD.  Unfortunately, they are currently only in pre-order release stage (in April 2014). 
1075 kaklik 238
 
1086 kaklik 239
\midinsert
240
\clabel[img-NVIDIA-K1]{NVIDIA Jetson TK1 Development Kit}
241
\picw=15cm \cinspic ./img/Jetson_TK1_575px.jpg
242
\caption/f The NVIDIA Jetson TK1 Development Kit \url{https://developer.nvidia.com/jetson-tk1}.
243
\endinsert
244