Subversion Repositories svnkaklik

Rev

Rev 1095 | Go to most recent revision | Details | Compare with Previous | Last modification | View Log

Rev Author Line No. Line
1070 kaklik 1 
%% OPmac - REF file
2 
\Xpage{-1}
3 
\Xpage{-2}
4 
\Xpage{-3}
5 
\Xpage{-4}
6 
\Xpage{-5}
7 
\Xpage{-6}
8 
\Xpage{1}
1077 kaklik 9 
\Xchap{1}{Introduction }{1}
1090 kaklik 10 
\Xsec{1.1}{Current radioastronomy problems }{1}
1096 kaklik 11 
\Xfnote
1070 kaklik 12 
\Xpage{2}
1090 kaklik 13 
\Xsec{1.2}{Modern Radio astronomy receiver }{2}
1096 kaklik 14 
\Xfnote
15 
\Xsecc{1.2.1}{Observation types }{2}
16 
\Xsec{1.3}{Required receiver parameters }{2}
1070 kaklik 17 
\Xpage{3}
1090 kaklik 18 
\Xsecc{1.3.1}{Sensitivity and noise number }{3}
19 
\Xsecc{1.3.2}{Dynamic range }{3}
1096 kaklik 20 
\Xtab{ADC-dynamic-range}{1.1}{Dynamic range versus bit depth}
21 
\Xlabel{ADC-dynamic-range}{1.1}
1090 kaklik 22 
\Xsecc{1.3.3}{Bandwidth }{3}
1077 kaklik 23 
\Xpage{4}
1092 kaklik 24 
\Xchap{2}{Trial design }{4}
1090 kaklik 25 
\Xsec{2.1}{Required parameters }{4}
26 
\Xsec{2.2}{Sampling frequency }{4}
1086 kaklik 27 
\Xsec{2.3}{System scalability }{4}
1085 kaklik 28 
\Xpage{5}
1090 kaklik 29 
\Xsecc{2.3.1}{Differential signalling }{5}
1086 kaklik 30 
\Xsecc{2.3.2}{Phase matching }{5}
1085 kaklik 31 
\Xsec{2.4}{System description }{5}
32 
\Xsecc{2.4.1}{Frequency synthesis }{5}
1077 kaklik 33 
\Xfnote
34 
\Xpage{6}
1092 kaklik 35 
\Xsecc{2.4.2}{Signal cable connectors }{6}
1086 kaklik 36 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
37 
\Xlabel{img-miniSAS-cable}{2.1}
38 
\Xsecc{2.4.3}{Signal integrity requirements }{6}
1095 kaklik 39 
\Xsecc{2.4.4}{ADC modules design }{6}
1077 kaklik 40 
\Xpage{7}
1086 kaklik 41 
\Xsecc{2.4.5}{ADC selection }{7}
1095 kaklik 42 
\Xpage{8}
1086 kaklik 43 
\Xtab{ADC-types}{2.1}{Available ADC types}
44 
\Xlabel{ADC-types}{2.1}
45 
\Xsecc{2.4.6}{ADC modules interface }{8}
1090 kaklik 46 
\Xsecc{2.4.7}{Output data format }{8}
1077 kaklik 47 
\Xpage{9}
1096 kaklik 48 
\Xfig{VITA57-regions}{2.3}{VITA57 board geometry}
49 
\Xlabel{VITA57-regions}{2.3}
1092 kaklik 50 
\Xsec{2.5}{Achieved parameters }{9}
1090 kaklik 51 
\Xsecc{2.5.1}{Data reading and recording }{9}
52 
\Xsecc{2.5.2}{ADC module parameters }{9}
1083 kaklik 53 
\Xpage{10}
1077 kaklik 54 
\Xpage{11}
55 
\Xpage{12}
1090 kaklik 56 
\Xchap{3}{Proposed final system }{12}
57 
\Xsec{3.1}{Custom design of FPGA board }{12}
58 
\Xsec{3.2}{Parralella board computer }{12}
59 
\Xsec{3.3}{GPU based computational system }{12}
1083 kaklik 60 
\Xpage{13}
1086 kaklik 61 
\Xfig{img-NVIDIA-K1}{3.1}{NVIDIA Jetson TK1 Development Kit}
62 
\Xlabel{img-NVIDIA-K1}{3.1}
1085 kaklik 63 
\Xpage{15}
1090 kaklik 64 
\Xchap{A}{Circuit diagram of ADCdual01A module }{15}
65 
\Xpage{16}
66 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{16}
1086 kaklik 67 
\Xpage{17}
68 
\Xpage{18}
69 
\Xpage{19}
70 
\Xpage{20}