Rev Author Line No. Line
804 cizelu 1 <?xml version="1.0" encoding="utf-8"?>
2 <!DOCTYPE eagle SYSTEM "eagle.dtd">
3 <eagle version="6.2">
4 <drawing>
5 <settings>
6 <setting alwaysvectorfont="no"/>
7 <setting verticaltext="up"/>
8 </settings>
9 <grid distance="2.54" unitdist="mm" unit="mm" style="dots" multiple="1" display="yes" altdistance="0.01" altunitdist="inch" altunit="inch"/>
10 <layers>
806 cizelu 11 <layer number="1" name="Top" color="4" fill="1" visible="no" active="no"/>
12 <layer number="16" name="Bottom" color="1" fill="1" visible="no" active="no"/>
13 <layer number="17" name="Pads" color="2" fill="1" visible="no" active="no"/>
14 <layer number="18" name="Vias" color="2" fill="1" visible="no" active="no"/>
15 <layer number="19" name="Unrouted" color="6" fill="1" visible="no" active="no"/>
16 <layer number="20" name="Dimension" color="15" fill="1" visible="no" active="no"/>
17 <layer number="21" name="tPlace" color="7" fill="1" visible="no" active="no"/>
18 <layer number="22" name="bPlace" color="7" fill="1" visible="no" active="no"/>
19 <layer number="23" name="tOrigins" color="15" fill="1" visible="no" active="no"/>
20 <layer number="24" name="bOrigins" color="15" fill="1" visible="no" active="no"/>
21 <layer number="25" name="tNames" color="7" fill="1" visible="no" active="no"/>
22 <layer number="26" name="bNames" color="7" fill="1" visible="no" active="no"/>
23 <layer number="27" name="tValues" color="7" fill="1" visible="no" active="no"/>
24 <layer number="28" name="bValues" color="7" fill="1" visible="no" active="no"/>
25 <layer number="29" name="tStop" color="7" fill="3" visible="no" active="no"/>
26 <layer number="30" name="bStop" color="7" fill="6" visible="no" active="no"/>
27 <layer number="31" name="tCream" color="7" fill="4" visible="no" active="no"/>
28 <layer number="32" name="bCream" color="7" fill="5" visible="no" active="no"/>
29 <layer number="33" name="tFinish" color="6" fill="3" visible="no" active="no"/>
30 <layer number="34" name="bFinish" color="6" fill="6" visible="no" active="no"/>
31 <layer number="35" name="tGlue" color="7" fill="4" visible="no" active="no"/>
32 <layer number="36" name="bGlue" color="7" fill="5" visible="no" active="no"/>
33 <layer number="37" name="tTest" color="7" fill="1" visible="no" active="no"/>
34 <layer number="38" name="bTest" color="7" fill="1" visible="no" active="no"/>
35 <layer number="39" name="tKeepout" color="4" fill="11" visible="no" active="no"/>
36 <layer number="40" name="bKeepout" color="1" fill="11" visible="no" active="no"/>
37 <layer number="41" name="tRestrict" color="4" fill="10" visible="no" active="no"/>
38 <layer number="42" name="bRestrict" color="1" fill="10" visible="no" active="no"/>
39 <layer number="43" name="vRestrict" color="2" fill="10" visible="no" active="no"/>
40 <layer number="44" name="Drills" color="7" fill="1" visible="no" active="no"/>
41 <layer number="45" name="Holes" color="7" fill="1" visible="no" active="no"/>
42 <layer number="46" name="Milling" color="3" fill="1" visible="no" active="no"/>
43 <layer number="47" name="Measures" color="7" fill="1" visible="no" active="no"/>
44 <layer number="48" name="Document" color="7" fill="1" visible="no" active="no"/>
45 <layer number="49" name="Reference" color="7" fill="1" visible="no" active="no"/>
46 <layer number="51" name="tDocu" color="6" fill="1" visible="no" active="no"/>
47 <layer number="52" name="bDocu" color="7" fill="1" visible="no" active="no"/>
804 cizelu 48 <layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
49 <layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
50 <layer number="93" name="Pins" color="2" fill="1" visible="no" active="yes"/>
51 <layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
806 cizelu 52 <layer number="95" name="Names" color="3" fill="1" visible="no" active="yes"/>
53 <layer number="96" name="Values" color="9" fill="1" visible="no" active="yes"/>
804 cizelu 54 <layer number="97" name="Info" color="7" fill="1" visible="no" active="no"/>
55 <layer number="98" name="Guide" color="6" fill="1" visible="no" active="no"/>
56 </layers>
57 <schematic xreflabel="%F%N/%S.%C%R" xrefpart="/%S.%C%R">
58 <libraries>
806 cizelu 59 <library name="analog-devices">
60 <description>&lt;b&gt;Analog Devices Components&lt;/b&gt;&lt;p&gt;
61 &lt;author&gt;Created by librarian@cadsoft.de&lt;/author&gt;</description>
62 <packages>
63 <package name="SO8">
64 <description>&lt;b&gt;8-Lead Small Outline IC&lt;/b&gt; (SO-8)&lt;p&gt;
65 Source: http://www.analog.com/UploadedFiles/Data_Sheets/703465986AD8611_2_0.pdf</description>
66 <wire x1="2.4" y1="1.9" x2="2.4" y2="-1.4" width="0.2032" layer="51"/>
67 <wire x1="2.4" y1="-1.4" x2="2.4" y2="-1.9" width="0.2032" layer="51"/>
68 <wire x1="2.4" y1="-1.9" x2="-2.4" y2="-1.9" width="0.2032" layer="51"/>
69 <wire x1="-2.4" y1="-1.9" x2="-2.4" y2="-1.4" width="0.2032" layer="51"/>
70 <wire x1="-2.4" y1="-1.4" x2="-2.4" y2="1.9" width="0.2032" layer="51"/>
71 <wire x1="-2.4" y1="1.9" x2="2.4" y2="1.9" width="0.2032" layer="51"/>
72 <wire x1="2.4" y1="-1.4" x2="-2.4" y2="-1.4" width="0.2032" layer="51"/>
73 <smd name="2" x="-0.635" y="-2.6" dx="0.6" dy="2.2" layer="1"/>
74 <smd name="7" x="-0.635" y="2.6" dx="0.6" dy="2.2" layer="1"/>
75 <smd name="1" x="-1.905" y="-2.6" dx="0.6" dy="2.2" layer="1"/>
76 <smd name="3" x="0.635" y="-2.6" dx="0.6" dy="2.2" layer="1"/>
77 <smd name="4" x="1.905" y="-2.6" dx="0.6" dy="2.2" layer="1"/>
78 <smd name="8" x="-1.905" y="2.6" dx="0.6" dy="2.2" layer="1"/>
79 <smd name="6" x="0.635" y="2.6" dx="0.6" dy="2.2" layer="1"/>
80 <smd name="5" x="1.905" y="2.6" dx="0.6" dy="2.2" layer="1"/>
81 <text x="-3.175" y="-1.905" size="1.27" layer="25" rot="R90">&gt;NAME</text>
82 <text x="4.445" y="-1.905" size="1.27" layer="27" rot="R90">&gt;VALUE</text>
83 <rectangle x1="-2.1501" y1="-3.1001" x2="-1.6599" y2="-2" layer="51"/>
84 <rectangle x1="-0.8801" y1="-3.1001" x2="-0.3899" y2="-2" layer="51"/>
85 <rectangle x1="0.3899" y1="-3.1001" x2="0.8801" y2="-2" layer="51"/>
86 <rectangle x1="1.6599" y1="-3.1001" x2="2.1501" y2="-2" layer="51"/>
87 <rectangle x1="1.6599" y1="2" x2="2.1501" y2="3.1001" layer="51"/>
88 <rectangle x1="0.3899" y1="2" x2="0.8801" y2="3.1001" layer="51"/>
89 <rectangle x1="-0.8801" y1="2" x2="-0.3899" y2="3.1001" layer="51"/>
90 <rectangle x1="-2.1501" y1="2" x2="-1.6599" y2="3.1001" layer="51"/>
91 </package>
92 <package name="DIL08">
93 <description>&lt;b&gt;Dual In Line Package&lt;/b&gt;</description>
94 <wire x1="5.08" y1="2.921" x2="-5.08" y2="2.921" width="0.1524" layer="21"/>
95 <wire x1="-5.08" y1="-2.921" x2="5.08" y2="-2.921" width="0.1524" layer="21"/>
96 <wire x1="5.08" y1="2.921" x2="5.08" y2="-2.921" width="0.1524" layer="21"/>
97 <wire x1="-5.08" y1="2.921" x2="-5.08" y2="1.016" width="0.1524" layer="21"/>
98 <wire x1="-5.08" y1="-2.921" x2="-5.08" y2="-1.016" width="0.1524" layer="21"/>
99 <wire x1="-5.08" y1="1.016" x2="-5.08" y2="-1.016" width="0.1524" layer="21" curve="-180"/>
100 <pad name="1" x="-3.81" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
101 <pad name="2" x="-1.27" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
102 <pad name="7" x="-1.27" y="3.81" drill="0.8128" shape="long" rot="R90"/>
103 <pad name="8" x="-3.81" y="3.81" drill="0.8128" shape="long" rot="R90"/>
104 <pad name="3" x="1.27" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
105 <pad name="4" x="3.81" y="-3.81" drill="0.8128" shape="long" rot="R90"/>
106 <pad name="6" x="1.27" y="3.81" drill="0.8128" shape="long" rot="R90"/>
107 <pad name="5" x="3.81" y="3.81" drill="0.8128" shape="long" rot="R90"/>
108 <text x="-5.334" y="-2.921" size="1.27" layer="25" ratio="10" rot="R90">&gt;NAME</text>
109 <text x="-3.556" y="-0.635" size="1.27" layer="27" ratio="10">&gt;VALUE</text>
110 </package>
111 </packages>
112 <symbols>
113 <symbol name="OP">
114 <wire x1="-2.54" y1="5.08" x2="-2.54" y2="-5.08" width="0.254" layer="94"/>
115 <wire x1="-2.54" y1="-5.08" x2="7.62" y2="0" width="0.254" layer="94"/>
116 <wire x1="7.62" y1="0" x2="-2.54" y2="5.08" width="0.254" layer="94"/>
117 <wire x1="-2.032" y1="2.54" x2="-1.016" y2="2.54" width="0.1524" layer="94"/>
118 <wire x1="-1.524" y1="3.048" x2="-1.524" y2="2.032" width="0.1524" layer="94"/>
119 <wire x1="-2.032" y1="-2.54" x2="-1.016" y2="-2.54" width="0.1524" layer="94"/>
120 <text x="3.81" y="3.81" size="1.778" layer="95">&gt;NAME</text>
121 <text x="3.81" y="-5.08" size="1.778" layer="96">&gt;VALUE</text>
122 <pin name="IN+" x="-5.08" y="2.54" visible="pad" length="short" direction="in"/>
123 <pin name="IN-" x="-5.08" y="-2.54" visible="pad" length="short" direction="in"/>
124 <pin name="OUT" x="10.16" y="0" visible="pad" length="short" direction="out" rot="R180"/>
125 </symbol>
126 <symbol name="PWR+-">
127 <text x="1.27" y="3.81" size="1.778" layer="95">&gt;NAME</text>
128 <text x="1.27" y="-5.08" size="1.778" layer="96">&gt;VALUE</text>
129 <pin name="V+" x="0" y="7.62" visible="pad" length="middle" direction="pwr" rot="R270"/>
130 <pin name="V-" x="0" y="-7.62" visible="pad" length="middle" direction="pwr" rot="R90"/>
131 </symbol>
132 </symbols>
133 <devicesets>
134 <deviceset name="AD826" prefix="IC">
135 <description>&lt;b&gt;High-Speed, Low-Power Dual Operational Amplifier&lt;/b&gt;&lt;p&gt;
136 Source: http://www.analog.com/static/imported-files/data_sheets/AD826.pdf</description>
137 <gates>
138 <gate name="A" symbol="OP" x="-10.16" y="7.62"/>
139 <gate name="B" symbol="OP" x="-10.16" y="-7.62"/>
140 <gate name="P" symbol="PWR+-" x="7.62" y="0"/>
141 </gates>
142 <devices>
143 <device name="R" package="SO8">
144 <connects>
145 <connect gate="A" pin="IN+" pad="3"/>
146 <connect gate="A" pin="IN-" pad="2"/>
147 <connect gate="A" pin="OUT" pad="1"/>
148 <connect gate="B" pin="IN+" pad="5"/>
149 <connect gate="B" pin="IN-" pad="6"/>
150 <connect gate="B" pin="OUT" pad="7"/>
151 <connect gate="P" pin="V+" pad="8"/>
152 <connect gate="P" pin="V-" pad="4"/>
153 </connects>
154 <technologies>
155 <technology name="">
156 <attribute name="MF" value="ALTERA CORPORATION" constant="no"/>
157 <attribute name="MPN" value="AD826AR" constant="no"/>
158 <attribute name="OC_FARNELL" value="1651291" constant="no"/>
159 <attribute name="OC_NEWARK" value="05F7688" constant="no"/>
160 </technology>
161 </technologies>
162 </device>
163 <device name="N" package="DIL08">
164 <connects>
165 <connect gate="A" pin="IN+" pad="3"/>
166 <connect gate="A" pin="IN-" pad="2"/>
167 <connect gate="A" pin="OUT" pad="1"/>
168 <connect gate="B" pin="IN+" pad="5"/>
169 <connect gate="B" pin="IN-" pad="6"/>
170 <connect gate="B" pin="OUT" pad="7"/>
171 <connect gate="P" pin="V+" pad="8"/>
172 <connect gate="P" pin="V-" pad="4"/>
173 </connects>
174 <technologies>
175 <technology name="">
176 <attribute name="MF" value="ALTERA CORPORATION" constant="no"/>
177 <attribute name="MPN" value="AD826ANZ" constant="no"/>
178 <attribute name="OC_FARNELL" value="1438583" constant="no"/>
179 <attribute name="OC_NEWARK" value="59K6530" constant="no"/>
180 </technology>
181 </technologies>
182 </device>
183 </devices>
184 </deviceset>
185 </devicesets>
186 </library>
187 <library name="semicon-smd-ipc">
188 <description>&lt;b&gt;IPC Standard SMD Semiconductors&lt;/b&gt;&lt;p&gt;
189 A few devices defined according to the IPC standard.&lt;p&gt;
190 Based on:&lt;p&gt;
191 IPC-SM-782&lt;br&gt;
192 IRevision A, August 1993&lt;br&gt;
193 Includes Amendment 1, October 1996&lt;p&gt;
194 &lt;author&gt;Created by librarian@cadsoft.de&lt;/author&gt;</description>
195 <packages>
196 <package name="SOT89">
197 <description>&lt;b&gt;Small Outline Transistor&lt;/b&gt;</description>
198 <wire x1="2.235" y1="-1.245" x2="-2.235" y2="-1.245" width="0.127" layer="51"/>
199 <wire x1="2.235" y1="1.219" x2="2.235" y2="-1.245" width="0.127" layer="51"/>
200 <wire x1="-2.235" y1="-1.245" x2="-2.235" y2="1.219" width="0.127" layer="51"/>
201 <wire x1="-2.235" y1="1.219" x2="2.235" y2="1.219" width="0.127" layer="51"/>
202 <wire x1="-0.7874" y1="1.5748" x2="-0.3556" y2="2.0066" width="0.1998" layer="51"/>
203 <wire x1="-0.3556" y1="2.0066" x2="0.3556" y2="2.0066" width="0.1998" layer="51"/>
204 <wire x1="0.3556" y1="2.0066" x2="0.7874" y2="1.5748" width="0.1998" layer="51"/>
205 <wire x1="0.7874" y1="1.5748" x2="0.7874" y2="1.2954" width="0.1998" layer="51"/>
206 <wire x1="0.7874" y1="1.2954" x2="-0.7874" y2="1.2954" width="0.1998" layer="51"/>
207 <wire x1="-0.7874" y1="1.2954" x2="-0.7874" y2="1.5748" width="0.1998" layer="51"/>
208 <smd name="1" x="-1.499" y="-1.981" dx="0.8" dy="1.4" layer="1"/>
209 <smd name="3" x="1.499" y="-1.981" dx="0.8" dy="1.4" layer="1"/>
210 <smd name="2" x="0" y="-1.727" dx="0.8" dy="1.9" layer="1"/>
211 <smd name="2@1" x="0" y="0.94" dx="2.032" dy="3.65" layer="1" roundness="75"/>
212 <text x="-2.54" y="3.175" size="1.27" layer="25">&gt;NAME</text>
213 <text x="-2.4051" y="-4.3449" size="1.27" layer="27">&gt;VALUE</text>
214 <rectangle x1="-1.7272" y1="-2.1082" x2="-1.27" y2="-1.27" layer="51"/>
215 <rectangle x1="1.27" y1="-2.1082" x2="1.7272" y2="-1.27" layer="51"/>
216 <rectangle x1="-0.2794" y1="-2.1082" x2="0.2794" y2="-1.27" layer="51"/>
217 <polygon width="0.1998" layer="51">
218 <vertex x="-0.7874" y="1.3208"/>
219 <vertex x="-0.7874" y="1.5748"/>
220 <vertex x="-0.3556" y="2.0066"/>
221 <vertex x="0.3048" y="2.0066"/>
222 <vertex x="0.3556" y="2.0066"/>
223 <vertex x="0.7874" y="1.5748"/>
224 <vertex x="0.7874" y="1.2954"/>
225 <vertex x="-0.7874" y="1.2954"/>
226 </polygon>
227 </package>
228 </packages>
229 <symbols>
230 <symbol name="PNP2">
231 <wire x1="2.0861" y1="1.6779" x2="1.5781" y2="2.6939" width="0.1524" layer="94"/>
232 <wire x1="1.5781" y1="2.6939" x2="0.5159" y2="1.478" width="0.1524" layer="94"/>
233 <wire x1="0.5159" y1="1.478" x2="2.0861" y2="1.6779" width="0.1524" layer="94"/>
234 <wire x1="2.54" y1="2.54" x2="1.908" y2="2.224" width="0.1524" layer="94"/>
235 <wire x1="2.54" y1="-2.54" x2="0.508" y2="-1.524" width="0.1524" layer="94"/>
236 <wire x1="1.524" y1="2.54" x2="0.762" y2="1.651" width="0.254" layer="94"/>
237 <wire x1="0.762" y1="1.651" x2="1.905" y2="1.778" width="0.254" layer="94"/>
238 <wire x1="1.905" y1="1.778" x2="1.524" y2="2.413" width="0.254" layer="94"/>
239 <wire x1="1.524" y1="2.413" x2="1.143" y2="1.778" width="0.254" layer="94"/>
240 <wire x1="1.143" y1="1.778" x2="1.651" y2="1.905" width="0.254" layer="94"/>
241 <wire x1="1.651" y1="1.905" x2="1.524" y2="2.032" width="0.254" layer="94"/>
242 <text x="-10.16" y="7.62" size="1.778" layer="95">&gt;NAME</text>
243 <text x="-10.16" y="5.08" size="1.778" layer="96">&gt;VALUE</text>
244 <rectangle x1="-0.254" y1="-2.54" x2="0.508" y2="2.54" layer="94"/>
245 <pin name="B" x="-2.54" y="0" visible="off" length="short" direction="pas"/>
246 <pin name="E" x="2.54" y="5.08" visible="off" length="short" direction="pas" rot="R270"/>
247 <pin name="C" x="2.54" y="-5.08" visible="off" length="short" direction="pas" rot="R90"/>
248 <pin name="C/" x="2.54" y="-2.54" visible="off" length="short" direction="pas" rot="R270"/>
249 </symbol>
250 </symbols>
251 <devicesets>
252 <deviceset name="PNP-TRANSISTIOR-2COL" prefix="Q">
253 <description>&lt;B&gt;PNP TRANSISTOR&lt;/B&gt;&lt;p&gt;
254 2 colletor pins</description>
255 <gates>
256 <gate name="G$1" symbol="PNP2" x="0" y="0"/>
257 </gates>
258 <devices>
259 <device name="SOT89" package="SOT89">
260 <connects>
261 <connect gate="G$1" pin="B" pad="1"/>
262 <connect gate="G$1" pin="C" pad="2"/>
263 <connect gate="G$1" pin="C/" pad="2@1"/>
264 <connect gate="G$1" pin="E" pad="3"/>
265 </connects>
266 <technologies>
267 <technology name=""/>
268 </technologies>
269 </device>
270 </devices>
271 </deviceset>
272 </devicesets>
273 </library>
274 <library name="docu-dummy">
275 <description>Dummy symbols</description>
276 <packages>
277 </packages>
278 <symbols>
279 <symbol name="RESISTOR">
280 <wire x1="-2.54" y1="-0.889" x2="2.54" y2="-0.889" width="0.254" layer="94"/>
281 <wire x1="2.54" y1="0.889" x2="-2.54" y2="0.889" width="0.254" layer="94"/>
282 <wire x1="2.54" y1="-0.889" x2="2.54" y2="0" width="0.254" layer="94"/>
283 <wire x1="2.54" y1="0" x2="2.54" y2="0.889" width="0.254" layer="94"/>
284 <wire x1="-2.54" y1="-0.889" x2="-2.54" y2="0" width="0.254" layer="94"/>
285 <wire x1="-2.54" y1="0" x2="-2.54" y2="0.889" width="0.254" layer="94"/>
286 <wire x1="-5.08" y1="0" x2="-2.54" y2="0" width="0.1524" layer="94"/>
287 <wire x1="2.54" y1="0" x2="5.08" y2="0" width="0.1524" layer="94"/>
288 </symbol>
289 </symbols>
290 <devicesets>
291 <deviceset name="R" prefix="R">
292 <description>&lt;b&gt;RESISTOR&lt;/b&gt;</description>
293 <gates>
294 <gate name="G$1" symbol="RESISTOR" x="0" y="0"/>
295 </gates>
296 <devices>
297 <device name="">
298 <technologies>
299 <technology name=""/>
300 </technologies>
301 </device>
302 </devices>
303 </deviceset>
304 </devicesets>
305 </library>
306 <library name="diode">
307 <description>&lt;b&gt;Diodes&lt;/b&gt;&lt;p&gt;
308 Based on the following sources:
309 &lt;ul&gt;
310 &lt;li&gt;Motorola : www.onsemi.com
311 &lt;li&gt;Fairchild : www.fairchildsemi.com
312 &lt;li&gt;Philips : www.semiconductors.com
313 &lt;li&gt;Vishay : www.vishay.de
314 &lt;/ul&gt;
315 &lt;author&gt;Created by librarian@cadsoft.de&lt;/author&gt;</description>
316 <packages>
317 <package name="C1702-15">
318 <description>&lt;B&gt;DIODE&lt;/B&gt;&lt;p&gt;
319 diameter 3.5 mm, horizontal, grid 15.24 mm</description>
320 <wire x1="-4.572" y1="-1.778" x2="-4.572" y2="1.778" width="0.1524" layer="21"/>
321 <wire x1="4.572" y1="1.778" x2="-4.572" y2="1.778" width="0.1524" layer="21"/>
322 <wire x1="4.572" y1="1.778" x2="4.572" y2="-1.778" width="0.1524" layer="21"/>
323 <wire x1="-4.572" y1="-1.778" x2="4.572" y2="-1.778" width="0.1524" layer="21"/>
324 <wire x1="7.62" y1="0" x2="6.096" y2="0" width="1.1176" layer="51"/>
325 <wire x1="-7.62" y1="0" x2="-6.096" y2="0" width="1.1176" layer="51"/>
326 <pad name="C" x="-7.62" y="0" drill="1.397" shape="long"/>
327 <pad name="A" x="7.62" y="0" drill="1.397" shape="long"/>
328 <text x="-4.572" y="2.159" size="1.27" layer="25" ratio="10">&gt;NAME</text>
329 <text x="-2.794" y="-1.397" size="1.27" layer="27" ratio="10">&gt;VALUE</text>
330 <rectangle x1="-3.81" y1="-1.778" x2="-3.302" y2="1.778" layer="21"/>
331 <rectangle x1="4.572" y1="-0.5334" x2="5.9436" y2="0.5334" layer="21"/>
332 <rectangle x1="-5.9436" y1="-0.5334" x2="-4.572" y2="0.5334" layer="21"/>
333 </package>
334 </packages>
335 <symbols>
336 <symbol name="ZD">
337 <wire x1="-1.27" y1="-1.27" x2="1.27" y2="0" width="0.254" layer="94"/>
338 <wire x1="1.27" y1="0" x2="-1.27" y2="1.27" width="0.254" layer="94"/>
339 <wire x1="1.27" y1="1.27" x2="1.27" y2="0" width="0.254" layer="94"/>
340 <wire x1="-1.27" y1="1.27" x2="-1.27" y2="-1.27" width="0.254" layer="94"/>
341 <wire x1="1.27" y1="0" x2="1.27" y2="-1.27" width="0.254" layer="94"/>
342 <wire x1="1.27" y1="-1.27" x2="0.635" y2="-1.27" width="0.254" layer="94"/>
343 <text x="-1.778" y="1.905" size="1.778" layer="95">&gt;NAME</text>
344 <text x="-1.778" y="-3.429" size="1.778" layer="96">&gt;VALUE</text>
345 <pin name="A" x="-2.54" y="0" visible="off" length="short" direction="pas"/>
346 <pin name="C" x="2.54" y="0" visible="off" length="short" direction="pas" rot="R180"/>
347 </symbol>
348 </symbols>
349 <devicesets>
350 <deviceset name="1N5333" prefix="D">
351 <description>&lt;b&gt;Z DIODE&lt;/b&gt;&lt;p&gt;
352 3.3 V, 5W, 5 percent (Motorola)</description>
353 <gates>
354 <gate name="1" symbol="ZD" x="0" y="0"/>
355 </gates>
356 <devices>
357 <device name="" package="C1702-15">
358 <connects>
359 <connect gate="1" pin="A" pad="A"/>
360 <connect gate="1" pin="C" pad="C"/>
361 </connects>
362 <technologies>
363 <technology name=""/>
364 </technologies>
365 </device>
366 </devices>
367 </deviceset>
368 </devicesets>
369 </library>
370 <library name="supply1">
371 <description>&lt;b&gt;Supply Symbols&lt;/b&gt;&lt;p&gt;
372 GND, VCC, 0V, +5V, -5V, etc.&lt;p&gt;
373 Please keep in mind, that these devices are necessary for the
374 automatic wiring of the supply signals.&lt;p&gt;
375 The pin name defined in the symbol is identical to the net which is to be wired automatically.&lt;p&gt;
376 In this library the device names are the same as the pin names of the symbols, therefore the correct signal names appear next to the supply symbols in the schematic.&lt;p&gt;
377 &lt;author&gt;Created by librarian@cadsoft.de&lt;/author&gt;</description>
378 <packages>
379 </packages>
380 <symbols>
381 <symbol name="GND">
382 <wire x1="-1.905" y1="0" x2="1.905" y2="0" width="0.254" layer="94"/>
383 <text x="-2.54" y="-2.54" size="1.778" layer="96">&gt;VALUE</text>
384 <pin name="GND" x="0" y="2.54" visible="off" length="short" direction="sup" rot="R270"/>
385 </symbol>
386 </symbols>
387 <devicesets>
388 <deviceset name="GND" prefix="GND">
389 <description>&lt;b&gt;SUPPLY SYMBOL&lt;/b&gt;</description>
390 <gates>
391 <gate name="1" symbol="GND" x="0" y="0"/>
392 </gates>
393 <devices>
394 <device name="">
395 <technologies>
396 <technology name=""/>
397 </technologies>
398 </device>
399 </devices>
400 </deviceset>
401 </devicesets>
402 </library>
804 cizelu 403 </libraries>
404 <attributes>
405 </attributes>
406 <variantdefs>
407 </variantdefs>
408 <classes>
409 <class number="0" name="default" width="0" drill="0">
410 </class>
411 </classes>
412 <parts>
806 cizelu 413 <part name="IC1" library="analog-devices" deviceset="AD826" device="N"/>
414 <part name="Q1" library="semicon-smd-ipc" deviceset="PNP-TRANSISTIOR-2COL" device="SOT89"/>
415 <part name="R1" library="docu-dummy" deviceset="R" device=""/>
416 <part name="R2" library="docu-dummy" deviceset="R" device=""/>
417 <part name="D1" library="diode" deviceset="1N5333" device=""/>
418 <part name="GND1" library="supply1" deviceset="GND" device=""/>
419 <part name="GND2" library="supply1" deviceset="GND" device=""/>
420 <part name="GND3" library="supply1" deviceset="GND" device=""/>
421 <part name="GND4" library="supply1" deviceset="GND" device=""/>
804 cizelu 422 </parts>
423 <sheets>
424 <sheet>
425 <plain>
806 cizelu 426 <circle x="-15.24" y="88.9" radius="2.54" width="0.4064" layer="94"/>
427 <circle x="-15.24" y="50.8" radius="2.54" width="0.4064" layer="94"/>
428 <circle x="121.92" y="88.9" radius="2.54" width="0.4064" layer="94"/>
429 <circle x="121.92" y="50.8" radius="2.54" width="0.4064" layer="94"/>
430 <wire x1="-15.24" y1="83.82" x2="-15.24" y2="55.88" width="0.4064" layer="94"/>
431 <wire x1="-15.24" y1="55.88" x2="-17.78" y2="58.42" width="0.4064" layer="94"/>
432 <wire x1="-15.24" y1="55.88" x2="-12.7" y2="58.42" width="0.4064" layer="94"/>
433 <wire x1="121.92" y1="83.82" x2="121.92" y2="55.88" width="0.4064" layer="94"/>
434 <wire x1="119.38" y1="58.42" x2="121.92" y2="55.88" width="0.4064" layer="94"/>
435 <wire x1="121.92" y1="55.88" x2="124.46" y2="58.42" width="0.4064" layer="94"/>
436 <text x="48.26" y="33.02" size="3.81" layer="94" align="bottom-right">ZDROJ</text>
437 <text x="48.26" y="27.94" size="3.81" layer="94" align="bottom-right">REFERENČNÍHO</text>
438 <text x="48.26" y="22.86" size="3.81" layer="94" align="bottom-right">NAPĚTÍ</text>
439 <text x="27.94" y="78.74" size="3.81" layer="94">DIFERENCIÁLNÍ</text>
440 <text x="27.94" y="73.66" size="3.81" layer="94">ZESILOVAČ</text>
441 <text x="10.16" y="104.14" size="3.81" layer="94" align="center">REGULAČNÍ ČLEN</text>
442 <text x="96.52" y="66.04" size="3.81" layer="94" align="center">SNÍMAČ</text>
443 <text x="96.52" y="60.96" size="3.81" layer="94" align="center">ODCHYLKY</text>
444 <text x="-30.48" y="71.12" size="3.81" layer="94" align="center">U</text>
445 <text x="127" y="71.12" size="3.81" layer="94" align="center">U</text>
446 <text x="-27.94" y="68.58" size="1.4224" layer="94">VSTUPNÍ</text>
447 <text x="129.54" y="68.58" size="1.4224" layer="94">VÝSTUPNÍ</text>
804 cizelu 448 </plain>
449 <instances>
806 cizelu 450 <instance part="IC1" gate="A" x="40.64" y="60.96" rot="R180"/>
451 <instance part="Q1" gate="G$1" x="10.16" y="88.9" rot="R90"/>
452 <instance part="R1" gate="G$1" x="78.74" y="71.12" rot="R90"/>
453 <instance part="R2" gate="G$1" x="78.74" y="55.88" rot="R90"/>
454 <instance part="D1" gate="1" x="60.96" y="30.48" rot="R90"/>
455 <instance part="GND1" gate="1" x="60.96" y="5.08"/>
456 <instance part="GND2" gate="1" x="78.74" y="5.08"/>
457 <instance part="GND3" gate="1" x="121.92" y="5.08"/>
458 <instance part="GND4" gate="1" x="-15.24" y="5.08"/>
804 cizelu 459 </instances>
460 <busses>
806 cizelu 461 <bus name="B$1">
462 <segment>
463 <wire x1="27.94" y1="71.12" x2="27.94" y2="50.8" width="0.4064" layer="92"/>
464 <wire x1="27.94" y1="50.8" x2="48.26" y2="50.8" width="0.4064" layer="92"/>
465 <wire x1="48.26" y1="50.8" x2="48.26" y2="71.12" width="0.4064" layer="92"/>
466 <wire x1="48.26" y1="71.12" x2="27.94" y2="71.12" width="0.4064" layer="92"/>
467 <wire x1="20.32" y1="99.06" x2="0" y2="99.06" width="0.4064" layer="92"/>
468 <wire x1="0" y1="99.06" x2="0" y2="78.74" width="0.4064" layer="92"/>
469 <wire x1="20.32" y1="99.06" x2="20.32" y2="78.74" width="0.4064" layer="92"/>
470 <wire x1="20.32" y1="78.74" x2="0" y2="78.74" width="0.4064" layer="92"/>
471 <wire x1="71.12" y1="40.64" x2="50.8" y2="40.64" width="0.4064" layer="92"/>
472 <wire x1="50.8" y1="20.32" x2="50.8" y2="40.64" width="0.4064" layer="92"/>
473 <wire x1="71.12" y1="40.64" x2="71.12" y2="20.32" width="0.4064" layer="92"/>
474 <wire x1="71.12" y1="20.32" x2="50.8" y2="20.32" width="0.4064" layer="92"/>
475 </segment>
476 </bus>
804 cizelu 477 </busses>
478 <nets>
806 cizelu 479 <net name="N$1" class="0">
480 <segment>
481 <wire x1="27.94" y1="60.96" x2="10.16" y2="60.96" width="0.4064" layer="91"/>
482 <wire x1="10.16" y1="60.96" x2="10.16" y2="78.74" width="0.4064" layer="91"/>
483 <wire x1="7.62" y1="76.2" x2="10.16" y2="78.74" width="0.4064" layer="91"/>
484 <wire x1="10.16" y1="78.74" x2="12.7" y2="76.2" width="0.4064" layer="91"/>
485 </segment>
486 </net>
487 <net name="N$2" class="0">
488 <segment>
489 <wire x1="0" y1="88.9" x2="-12.7" y2="88.9" width="0.4064" layer="91"/>
490 </segment>
491 </net>
492 <net name="N$3" class="0">
493 <segment>
494 <wire x1="20.32" y1="88.9" x2="78.74" y2="88.9" width="0.4064" layer="91"/>
495 <wire x1="78.74" y1="88.9" x2="119.38" y2="88.9" width="0.4064" layer="91"/>
496 <wire x1="78.74" y1="76.2" x2="78.74" y2="88.9" width="0.4064" layer="91"/>
497 <junction x="78.74" y="88.9"/>
498 </segment>
499 </net>
500 <net name="N$4" class="0">
501 <segment>
502 <wire x1="48.26" y1="63.5" x2="78.74" y2="63.5" width="0.4064" layer="91"/>
503 <wire x1="78.74" y1="60.96" x2="78.74" y2="63.5" width="0.4064" layer="91"/>
504 <junction x="78.74" y="63.5"/>
505 <wire x1="78.74" y1="63.5" x2="78.74" y2="66.04" width="0.4064" layer="91"/>
506 </segment>
507 </net>
508 <net name="N$6" class="0">
509 <segment>
510 <wire x1="48.26" y1="58.42" x2="60.96" y2="58.42" width="0.4064" layer="91"/>
511 <wire x1="60.96" y1="58.42" x2="60.96" y2="40.64" width="0.4064" layer="91"/>
512 </segment>
513 </net>
514 <net name="GND" class="0">
515 <segment>
516 <pinref part="GND4" gate="1" pin="GND"/>
517 <wire x1="-15.24" y1="7.62" x2="-15.24" y2="48.26" width="0.4064" layer="91"/>
518 </segment>
519 <segment>
520 <pinref part="GND2" gate="1" pin="GND"/>
521 <wire x1="78.74" y1="7.62" x2="78.74" y2="50.8" width="0.4064" layer="91"/>
522 </segment>
523 <segment>
524 <pinref part="GND1" gate="1" pin="GND"/>
525 <wire x1="60.96" y1="7.62" x2="60.96" y2="20.32" width="0.4064" layer="91"/>
526 </segment>
527 <segment>
528 <wire x1="121.92" y1="48.26" x2="121.92" y2="7.62" width="0.4064" layer="91"/>
529 <pinref part="GND3" gate="1" pin="GND"/>
530 </segment>
531 </net>
804 cizelu 532 </nets>
533 </sheet>
534 </sheets>
535 </schematic>
536 </drawing>
537 </eagle>