MLABlibrarysvnkaklikMLAB_E8magsvn

Català-Valencià – Catalan中文 – Chinese (Simplified)中文 – Chinese (Traditional)Česky – CzechDansk – DanishNederlands – DutchEnglish – EnglishSuomi – FinnishFrançais – FrenchDeutsch – Germanעברית – Hebrewहिंदी – HindiMagyar – HungarianBahasa Indonesia – IndonesianItaliano – Italian日本語 – Japanese한국어 – KoreanМакедонски – Macedonianमराठी – MarathiNorsk – NorwegianPolski – PolishPortuguês – PortuguesePortuguês – Portuguese (Brazil)Русский – RussianSlovenčina – SlovakSlovenščina – SlovenianEspañol – SpanishSvenska – SwedishTürkçe – TurkishУкраїнська – UkrainianOëzbekcha – Uzbek

Compare Revisions

• This comparison shows the changes necessary to convert path

  → / @ 1115

  → / @ 1116

  ↔ Reverse comparison

• Compare Path:	Rev

  With Path:	Rev

Ignore whitespace Rev 1115 → Rev 1116

/dokumenty/skolni/diplomka/conclusion.tex
2,10 → 2,22
Special design of scalable data-aquisition system was proposed. This system has parameters
\sec Possible future improvements
\sec Possible hardware improvements
PCB design of used modules might need more precise high speed optimization of differential pairs. Improvement in high-speed routing allows possible use of fastest ADC from Linear Technology devices family. Use of faster ADCs even improve range of possible usage.
\secc ADC modules weakness
Several ADC module imperfections, such as useless separation of FRAME and DCO signal to two connectors, should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.
\sec Possible software improvements
In future versions Xilibus interface should be swapped with an open-source alternative PCIe interfacing module or PCIe may be completely avoided.
SPI configuration data read back should be implemented.
\bibchap
\usebbl/c mybase

/dokumenty/skolni/diplomka/description.tex
18,9 → 18,9
\sec Sampling frequency
Sampling frequency is limited by the technical constrains in the trial design. This parameter is especially limited by the sampling frequencies of analog-to-digital conversion chips available on the market and interface bandwidth. Combination of the required parameters -- dynamic range requiring at least 16bit and a minimum sampling frequency of 1 MSPS leads to need of high end ADC chips which does not support such low sampling frequencies at all. Their minimum sampling frequency is 5$\ $MSPS.
Sampling frequency is limited by the technical constrains in the trial design. This parameter is especially limited by the sampling frequencies of analog-to-digital conversion chips available on the market and interface bandwidth. Combination of the required parameters -- dynamic range requiring at least 16bit and a minimum sampling frequency of 1$\ $MSPS leads to need of high end ADC chips which does not support such low sampling frequencies at all. Their minimum sampling frequency is 5$\ $MSPS.
We calculate minimum data bandwidth data rate for eight receivers, 2 bytes per sample and 5MSPS as $8 \cdot 2 \cdot 5\cdot 10^6 = 80\ $MB/s. Such data rate is at the limit of real writing speed o classical HDD and it is almost double of real bandwidth of USB 2.0 interface.
We calculate minimum data bandwidth data rate for eight receivers, 2 bytes per sample and 5$\ $MSPS as $8 \cdot 2 \cdot 5\cdot 10^6 = 80\ $MB/s. Such data rate is at the limit of real writing speed o classical HDD and it is almost double of real bandwidth of USB 2.0 interface.
\sec System scalability
27,7 → 27,7
For analogue channels scalability, special parameters of ADC modules are required. Ideally, there should be a separate output for each analogue channel in ADC module. ADC module must also have separate outputs for frames and data output clocks. These parameters allow for conduction at relatively low digital data rates. As a result, the digital signal can be conducted even through long wires.
Clock signal will be handled distinctively in our scalable design. Selected ADC chip are guaranteed to have defined clock skew between sampling and data output clock. This allows taking data and frame clocks from the first ADC module only. The rest of the data and frame clocks from other ADC modules can be measured for diagnostic purposes (failure detection, jitter measurement etc.).
Clock signal will be handled distinctively in our scalable design. Selected ADC chip are guaranteed to have defined clock skew between sampling and data output clock. This allows taking data and frame clocks from the first ADC module only. The rest of the data and frame clocks from other ADC modules can be measured for diagnostic purposes (failure detection, jitter measurement etc.). If more robustness is required from designs DCO and FR signal may be collected from other modules and routed through an voting logic which will correct possible signal defects.
This system concept allows for scalability, that is technically limited by a number of differential signals on host side and its computational power. There is another advantage of scalable data acquisition system -- an economic one. Observatories or end users can make a choice of how much money are they willing to spent on radioastronomy receiver system. This freedom of choice is especially useful for science sites without previous experience in radioastronomy observations.
39,7 → 39,7
For multiple antenna radioastronomy projects, system phase stability is a mandatory condition. It allows precise high resolution imaging of objects.
High phase stability in our scalable design is achieved through centralized frequency generation and distribution with multi-output LVPECL hubs, that have equiphased outputs for multiple devices.
High phase stability in our scalable design is achieved through centralized frequency generation and distribution with multi-output LVPECL hubs, that have equiphased outputs for multiple devices. LVPECL logic is used on every system critical clock signal distribution hub. LVPECL logic has advantage over LVDS in signal integrity robustness. LVPECL uses higher logical levels and higher signalling currents. Consumption currents of LVPECL logic are near constant over operating frequency range due to use of bipolar transistor this minimises voltage glitches which are typical for CMOS logic. One drawbacks of that parameters is high power consumption of LVPECL logic.
This design ensures that all devices have access to the defined phase and known frequency.
53,7 → 53,7
We have used a centralized topology as a basis for frequency synthesis. One precise high-frequency and low-jitter digital oscillator has been used \cite[MLAB-GPSDO], while other working frequencies have been derived from it by the division of its signal. This central oscillator has a software defined GPS disciplined control loop for frequency stabilization.\fnote{SDGPSDO design has been developed in parallel to this diploma thesis as a related project, but it is not explicitly required by the diploma thesis.}
We have used methods of frequency monitoring compensation in order to meet modern requirements on radioastronomy equipment which needs precise frequency and phase stability over a wide scale for effective radioastronomy imaging.
GPSDO device consists the Si570 chip with LVPECL output. Phase jitter of GPSDO is determined mainly by Si570 phase noise. Parameters of used Si570 from source ... are summarized in table \ref[LO-noise].
GPSDO device consists the Si570 chip with LVPECL output. Phase jitter of GPSDO is determined mainly by Si570 phase noise. Parameters of used Si570 from source \cite[si570-chip] are summarized in table \ref[LO-noise].
\midinsert \clabel[LO-noise]{Available ADC types}
102,7 → 102,7
\secc Signal integrity requirements
\label[diff-signaling]
We use ADC modules that have DATA clock frequency eight times higher than sampling frequency in single line output mode, implying a 40 MHz output bit rate. This imply $ 1/4*10^7 = 25\ $ns time length of data bit, which is equivalent to 7.5m light path in free space. If we use copper PCB with FR4 substrate layer or coaxial/twinax cable, we could obtain velocity factor of 0.66 at worst condition. Then the light path for the same bit rate $t_s$ will be 4.95 m. Although we do not have any cables in system with comparable lengths, worst data bit skew described by data sheets of used components is $0.3 \cdot t_s$, which is 1.485 m. Therefore length matching is not critical in our design.
We use ADC modules that have DATA clock frequency eight times higher than sampling frequency in single line output mode, implying a 40 MHz output bit rate. This imply $ 1/4 \cdot 10^7 = 25\ $ns time length of data bit, which is equivalent to 7.5m light path in free space. If we use copper PCB with FR4 substrate layer or coaxial/twinax cable, we could obtain velocity factor of 0.66 at worst condition. Then the light path for the same bit rate $t_s$ will be 4.95 m. Although we do not have any cables in system with comparable lengths, worst data bit skew described by data sheets of used components is $0.3 \cdot t_s$, which is 1.485 m. Therefore length matching is not critical in our current design operated on lowest sampling speed. Length matching becomes critical in future version with higher sampling rates, then cable length must be matched. However SATA cabling technology is prepared for that case and matched SATA cables are standard merchandise.
\secc ADC modules design
127,7 → 127,7
If we require a separate output for every analogue channel and a 16bit depth we find that there are only a few 2-Channel simultaneous sampling ADCs currently existing which meet these requirements. We have summarized the ADCs in the following table \ref[ADC-type]
\midinsert \clabel[ADC-types]{Available ADC types}
\ctable{lrrrrrcc}{
\ctable{lccccccc}{
\hfil ADC Type & LTC2271 & LTC2190 & LTC2191 & LTC2192 & LTC2193 & LTC2194 & LTC2195 \cr
SNR [dB] & 84.1 & 77 & 77 & 77 & 76.8 & 76.8 & 76.8 \cr
SFDR [dB] & 99 & 90 & 90 & 90 & 90 & 90 & 90 \cr
194,6 → 194,7
\caption/f Definition of VITA57 regions.
\endinsert
Several SATA connectors and two miniSAS connectors are populated on this board. This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter.
Lengths of differential pairs routed on PCB of module are not matched between pairs. Length variation of differential pairs is not critical in our design according to facts discussed in paragraph \ref[diff-signaling]. Nevertheless signals within differential pairs itself are matched for length. Internal signal traces length mating of differential pairs is mandatory in order to avoid dynamic logic hazard conditions on digital signals. Thus clocks signals are routed most precisely on all designed boards.
201,9 → 202,18
Signal configuration used in our trial design is described in the following tables.
\secc Output data format
%% zapojeni SPI, FPGA zpatky necte konfiguraci, ale je tam na slepo nahravana.
\midinsert
SPI interface is used by unusual way in this design. SPI Data outputs from ADCs are not connected anywhere and read back are not possible, thus configuration written to registers in ADC module cannot be validated. We do not observe any problem with this system, but it may be possible source of failures.
\secc FPGA function
Several tasks are performed by FPGA. Firstly FPGA prepares sampling clock for ADCdual01A modules this task is separate block in FPGA and runs asynchronously to other logic. Second block is SPI configuration module, which sends configuration words to ADC modules after opening of Xillybus interface file. Third block is main module, which resolve ADC - PC communication itself. Last block is activated after ADC configuration.
Communication over PCIe is managed by proprietary IP Core and Xillybus driver, which tranfers data from FPGA registers to host PC. Data appears in system device file "/dev/xillybus_data2_r" on host computer. Binary data which appears in this file after opening are described in table \ref[xillybus-interface].
\midinsert \clabel[xillybus-interface]{Grabber binary output format}
\ctable {clllllllll}{
\hfil
& \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
214,8 → 224,9
\caption/t System device "/dev/xillybus_data2_r" data format
\endinsert
\sec Achieved parameters
Detailed description of FPGA function can be found in \cite[fpga-middleware]
\secc Data reading and recording
We use Gnuradio software to read the data stream from the ADC drive. Gnuradio suite consist of gnuradio-companion which is a graphical tool for creating signal-flow graphs and generating flow-graph source code. This tool was used to create a basic RAW data grabber to record and interactively view the data stream output from ADC modules.
232,14 → 243,18
Interactive grabber viewer user interface shows live oscilloscope-like time-value display for all data channels and live time-frequency scrolling display (a waterfall view) for displaying the frequency components of the grabbed signal.
\sec Achieved parameters
\secc ADC module parameters
Two pieces of ADC modules were completed and tested. The first piece, labeled ADC1, has LTC2190
ADC chip populated with LT6600-5 front-end operational amplifier. It also has a 1kOhm resistors populated on inputs which gives it an ability of an internal attenuation of input signal. The value of this attenuation $A$ is described by the following formula \ref[ADC1-gain]
\label[ADC1-gain]
$$
A = {806 \times R_1 \over R_1 + R_2}
A = {806 \cdot R_1 \over R_1 + R_2}
$$
Where is
264,7 → 279,7
\label[ADC2-gain]
$$
A = {1580 \times R_1 \over R_1 + R_2}
A = {1580 \cdot R_1 \over R_1 + R_2}
$$
Where is
296,8 → 311,13
\caption/f Complete receiver block schematic of dual antenna interferometric station.
\endinsert
% doplnit schema skutecne pouziteho systemu
Despite of schematic diagram proposed on beginning of system description....
We used two separate oscillators -- one oscillator drives encode signal to ADCs still through FPGA based divider and other one drives SDRX01B mixer.
Reason for this modification is simplification of frequency tuning during experiment. It is because single oscillator may be used only with proper setting of FPGA divider, this divider may be modified only by recompilation of FPGA code and loading/flashing new FPGA schema. Due to fact that FPGA was connected to PCI express and kernel drivers and hardware must be reinitialized, reboot of PC is required. Instead of this procedure, we set the FPGA divider to constant division of factor 30 and used another district oscillator for ADCdual01 sampling modules and for SDRX01B receiver.
\midinsert
\clabel[meteor-reflection]{Meteor reflection}
\picw=10cm \cinspic ./img/screenshots/observed_meteor.png
310,6 → 330,7
\caption/f Demonstration of phase difference between antennas.
\endinsert
We use ACOUNT02A device for frequency checking on both local oscillators.
%\sec Simple passive Doppler radar
324,16 → 345,29
\sec Custom design of FPGA board
In the beginning of the project, a custom design of FPGA interface board had been considered. This FPGA board should include PCI express interface and should sell at lower price than trial design. It should be compatible with MLAB which is further backward compatible with the existing or improved design of ADC modules. For a connection of this board to another adapter board with PCIe we expect a use of a host interface.
Thunderbolt technology standard was expected to be used in this PC to PCIe -> FPGA module. Thunderbolt chips are currently available on the market for reasonable prices. However, a problem lies in the accessibility to their specifications, as they are only available for licensed users and Intel has a mass market oriented licensing policy, that makes this technology inaccessible for low quantity production. As a consequence, an external PCI Express cabling and expansion slots should be considered as a better solution.
In the beginning of the project, a custom design of FPGA interface board had been considered. This FPGA board should include PCI express interface and should sell at lower price than trial design. It should be compatible with MLAB which is further backward compatible with the existing or improved design of ADC modules. For a connection of FPGA board to another adapter board with PCIe we expect a use of a PCIe host interface.
Thunderbolt technology standard was expected to be used in this PC to PCIe module which further communicate with MLAB compatible FPGA module. Thunderbolt chips are currently available on the market for reasonable prices \cite[thunderbolt-chips]. However, a problem lies in the accessibility to their specifications, as specification is only available for licensed users and Intel has a mass market oriented licensing policy, that makes this technology inaccessible for low quantity production. As a consequence, an external PCI Express cabling and expansion slots should be considered as a better solution, if we need preserve standard PC as main computational platform.
However, these systems and cables are still very expensive. Take Opal Kelly XEM6110 \cite[fpga-pcie] as an example, with its price tag reaching 995 USD at time of writing of thesis.
However, these PCI express external systems and cables are still very expensive. Take Opal Kelly XEM6110 \cite[fpga-pcie] as an example, with its price tag reaching 995 USD at time of writing of thesis.
Therefore, a better solution probably needs to be found.
An interfacing problem will by probably resolved by other than Intel ix86 architecture. Many ARM computers have risen on market due to increased demand of embedded technologies, which requires high computation capacity, low power consumption and small size -- especially smart phones. Many of those ARM based systems has interesting parameters for signal processing. This facts makes Intel's ix86 architecture unattractive for future project.
\sec Parralella board computer
%Parallella is gon
Parallella is new product from Adapteva, Inc. \cite[parallella-board], this small supercomputer have been in development almost two years and only testing series of boards have been produced until now (first single-board computers with 16-core Epiphany chip were shipped December 2013) \cite[parallella-board]. This board have near ideal parameters for signal processing (provides around 50 GFLOPS of computational power). The board is equipped by Epiphany coprocessor which has 16 High Performance RISC CPU Cores, Zynq-7020 FPGA with Dual ARM® Cortex™-A9 MPCore™ and 866 MHz operating frequency, 1GB RAM, 85K Logic Cells, 10/100/1000 Ethernet and OpenCL support \cite[parallella16-board]. Completely this board provides In addition of that this board consume only 3 Watts of power if both Zynq and Epiphany cores are running.
\midinsert
\clabel[img-parallella-board]{Parallella board overview}
\picw=15cm \cinspic ./img/ParallellaTopView31.png
\caption/f Top view on Parallella-16 board \cite[parallella16-board].
\endinsert
If Parallella board will be used a new ADC interface board should be designed. Interfacing module will use four PEC connectors mounted on bottom of Parallella board. This doughter module should have MLAB compatible design preferably constructed as separable module for every Parallella's PEC connectors.
Main imperfections of Parallella board is unknown lead time and absence of onboard data
\sec GPU based computational system
A new GPU development board NVIDIA K1, shown in the following picture \ref[img-NVIDIA-K1], has recently been released. These boards are intended to be used in fields including computer vision, robotics, medicine, security or automotive industry. They have ideal parameters for signal processing for a relatively low price of 192 USD. Unfortunately, they are currently only in pre-order release stage (in April 2014).

/dokumenty/skolni/diplomka/diplomka.pdf
Cannot display: file marked as a binary type.
svn:mime-type = application/octet-stream

/dokumenty/skolni/diplomka/diplomka.tex
73,6 → 73,6
\input introduction % Files where the source of the document is prepared.
\input description % Full name is: uvod.tex, popis.tex, the suffix can be omitted.
\input conclusion
%\input appendix
\input appendix
\bye

/dokumenty/skolni/diplomka/introduction.log
1,4 → 1,4
This is pdfTeX, Version 3.1415926-2.5-1.40.14 (TeX Live 2013/Debian) (format=pdfcsplain 2014.4.28) 6 MAY 2014 23:39
This is pdfTeX, Version 3.1415926-2.5-1.40.14 (TeX Live 2013/Debian) (format=pdfcsplain 2014.4.28) 7 MAY 2014 19:14
entering extended mode
restricted \write18 enabled.
%&-line parsing enabled.
39,8 → 39,8
you left one out. Proceed, with fingers crossed.
! Undefined control sequence.
l.9 ...quency allocation table was created. \fnote
{\url{http://www.ukaranet....
l.9 ...requency allocation table was created \cite
[radio-astronomy-frequency...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
47,88 → 47,10
spelling (e.g., `I\hbox'). Otherwise just continue,
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.9 ...y allocation table was created. \fnote{\url
{http://www.ukaranet.org.u...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
spelling (e.g., `I\hbox'). Otherwise just continue,
and I'll forget about whatever was undefined.
! Missing $ inserted.
<inserted text>
$
<to be read again>
_
l.9 ...ttp://www.ukaranet.org.uk/basics/frequency_
allocation.htm}} Radio-fre...
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
! Extra }, or forgotten $.
l.9 ...net.org.uk/basics/frequency_allocation.htm}
} Radio-frequency allocati...
I've deleted a group-closing symbol because it seems to be
spurious, as in `$x}$'. But perhaps the } is legitimate and
you forgot something else, as in `\hbox{$x}'. In such cases
the way to recover is to insert both the forgotten and the
deleted material, e.g., by typing `I$}'.
! Extra }, or forgotten $.
l.9 ...et.org.uk/basics/frequency_allocation.htm}}
Radio-frequency allocatio...
I've deleted a group-closing symbol because it seems to be
spurious, as in `$x}$'. But perhaps the } is legitimate and
you forgot something else, as in `\hbox{$x}'. In such cases
the way to recover is to insert both the forgotten and the
deleted material, e.g., by typing `I$}'.
! Missing $ inserted.
<inserted text>
$
<to be read again>
\par
l.10
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
Overfull \hbox (237.52876pt too wide) in paragraph at lines 9--10
\tenrm tempts to con-trol the ra-diofre-quency spec-trum, the fre-quency al-lo-
ca-tion ta-ble was cre-ated. http://www.ukaranet.org.uk/basics/frequency$[]\ten
i llocation:htmRadio \tensy ^^@|
\hbox(7.5+2.5)x452.96786, glue set - 1.0
.\tenrm t
.\tenrm e
.\tenrm m
.\tenrm p
.\tenrm t
.etc.
Overfull \hbox (1558.49355pt too wide) in paragraph at lines 9--10
\teni frequencyallocationtabletablecontainsspecialbandsallocatedtoradioastronom
yuse:However; formanyreasonsthesebandsarenotcleanenoughtobeuseddirectlyinradioa
stronomyobservations:Asaresult; wecannotworkinthesamewayashadtheradioastronomer
sintheverybeginningsofradioastronomy:Manyexperiments; namelyCosmicmicrowaveback
grounddetectionorpulsardetection; cannotbenowadaysrealisedintheiroriginalformsw
ithsatisfactoryresults:$ |
\hbox(6.94444+1.94444)x452.96786
.\teni f
.\kern1.0764
.\teni r
.\kern0.27779
.\teni e
.etc.
! Missing $ inserted.
<inserted text>
$
<to be read again>
\mathop
\sec ->\mathop
{\rm sec}\nolimits
421,8 → 343,8
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.77 \url
{http://observatory.microsoftspectrum.com} \cite{CVUT-FEL:zaverecne...
l.77 ...han 80 dB above natural noise levels \cite
[spectrum-observatory]. If...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
430,16 → 352,7
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.77 ...//observatory.microsoftspectrum.com} \cite
{CVUT-FEL:zaverecne-prace}
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
spelling (e.g., `I\hbox'). Otherwise just continue,
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.81 \secc
l.80 \secc
Bandwidth
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
454,7 → 367,7
\mathop
\sec ->\mathop
{\rm sec}\nolimits
l.85 \sec
l.84 \sec
Current status of receivers digitalization units
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
464,13 → 377,13
$
<to be read again>
\par
l.86
l.85
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
! Undefined control sequence.
l.89 \secc
l.88 \secc
Custom digitalization system
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
479,8 → 392,8
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.92 ...m developed by Astron in Netherlands. \url
{http://arxiv.org/abs/1305...
l.91 ...m developed by Astron in Netherlands \cite
[lofar].
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
489,8 → 402,8
[2]
! Undefined control sequence.
l.96 ...many similarly sophisticated devices. \url
{http://www.astron.nl/othe...
l.95 ... many similarly sophisticated devices\cite
[astron-devices].
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
497,37 → 410,8
spelling (e.g., `I\hbox'). Otherwise just continue,
and I'll forget about whatever was undefined.
! Missing $ inserted.
<inserted text>
$
<to be read again>
_
l.96 ...tp://www.astron.nl/other/desp/competences_
DesApp.htm}
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
! Extra }, or forgotten $.
l.96 ...tron.nl/other/desp/competences_DesApp.htm}
I've deleted a group-closing symbol because it seems to be
spurious, as in `$x}$'. But perhaps the } is legitimate and
you forgot something else, as in `\hbox{$x}'. In such cases
the way to recover is to insert both the forgotten and the
deleted material, e.g., by typing `I$}'.
! Missing $ inserted.
<inserted text>
$
<to be read again>
\par
l.97
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
! Undefined control sequence.
l.98 \secc
l.97 \secc
Modular digitalization systems
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
536,8 → 420,8
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.100 ...t. It is being developed at Berkley \url
{https://casper.berkeley.e...
l.99 ...xit. It is being developed at Berkley\cite
[casper-project]. CASPER i...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
544,28 → 428,9
spelling (e.g., `I\hbox'). Otherwise just continue,
and I'll forget about whatever was undefined.
! Missing $ inserted.
<inserted text>
$
<to be read again>
_
l.100 ...rl{https://casper.berkeley.edu/wiki/Main_
Page}. CASPER is in develo...
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
! Extra }, or forgotten $.
l.100 ...tps://casper.berkeley.edu/wiki/Main_Page}
. CASPER is in development...
I've deleted a group-closing symbol because it seems to be
spurious, as in `$x}$'. But perhaps the } is legitimate and
you forgot something else, as in `\hbox{$x}'. In such cases
the way to recover is to insert both the forgotten and the
deleted material, e.g., by typing `I$}'.
! Undefined control sequence.
l.100 ...theirs ideas are summarised in paper \url
{https://casper.berkeley.e...
l.99 ...theirs ideas are summarised in paper \cite
[casper-paper]. Unfortunat...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
573,8 → 438,8
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.100 ...atively high pricing (around 40 USD) \url
{http://www.digikey.com/pr...
l.99 ...atively high pricing (around 40 USD) \cite
[Z-DOK-connectors]. Z-DOK...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
581,64 → 446,9
spelling (e.g., `I\hbox'). Otherwise just continue,
and I'll forget about whatever was undefined.
! Missing $ inserted.
<inserted text>
$
<to be read again>
\par
l.101
I've inserted a begin-math/end-math symbol since I think
you left one out. Proceed, with fingers crossed.
Overfull \hbox (1406.66283pt too wide) in paragraph at lines 100--101
\tenrm de-vel-oped at Berkley https://casper.berkeley.edu/wiki/Main$[]\teni age
:CASPERisindevelopmentfromaround\tenrm 2005\teni :CASPER[]sdesignersanengineers
remarkablynoticedalackofsuchhardwareinradioastronomyscience; theirsideasaresumm
arisedinpaper[]:Unfortunatelytheyuseproprietaryconnectorstandardandtechnologyan
ddevelopsmodularsystembasedpurelyonTycoZ \tensy ^^@|
\hbox(7.51782+2.5)x452.96786, glue set - 1.0
.\tenrm d
.\tenrm e
.\discretionary
..\tenrm -
.\tenrm v
.\kern-0.27779
.etc.
Overfull \hbox (350.68782pt too wide) in paragraph at lines 100--101
\teni DOK \tenrm + \teni connectorsfamily:Z \tensy ^^@ \teni DOKconnectorshaver
elativelyhighpricing\tenrm (\teni around\tenrm 40\teni USD\tenrm )[]\teni :Z \t
ensy ^^@|
\hbox(7.5+2.5)x452.96786, glue set - 1.0
.\teni D
.\kern0.27779
.\teni O
.\kern0.27779
.\teni K
.etc.
Overfull \hbox (349.64717pt too wide) in paragraph at lines 100--101
\teni DOKconnectorsarehighqualitydifferentialpairsconnectors; butpriceoftheseco
nnectorsiscomparablewithvalueofoneADCchannelinourdesigndescribedinfollowingpart
ofdocument:$ |
\hbox(6.94444+1.94444)x452.96786
.\teni D
.\kern0.27779
.\teni O
.\kern0.27779
.\teni K
.etc.
! Undefined control sequence.
l.102 ...rently uses multichannel sound cards \url
{http://fringes.org/} or s...
l.101 ...ently uses multichannel sound cards \cite
[amateur-fringes] or self ...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct
646,8 → 456,8
and I'll forget about whatever was undefined.
! Undefined control sequence.
l.102 ...mateurs are usually non reproducible \url
{http://wwwhome.cs.utwente...
l.101 ...ateurs are usually non reproducible \cite
[amateur-sdr] . It is evi...
The control sequence at the end of the top line
of your error message was never \def'ed. If you have
misspelled it (e.g., `\hobx'), type `I' and the correct

/dokumenty/skolni/diplomka/introduction.tex
46,7 → 46,7
\secc Sensitivity and noise number
Sensitivity and noise number are parameters that are tied together, but multi antenna and multi-receiver arrays force the price of receiver to be kept at minimal value. This implies that the sensitivity and noise number have to be at least so good in the detection (signal /noise > 1 ) of an observed object, that it would be detected on the majority of receivers connected to an observation network.
Sensitivity and noise number are parameters that are tied together, but multi antenna and multi-receiver arrays force the price of receiver to be kept at minimal value. This implies that the sensitivity and noise number have to be at least so good in the detection (signal $/$ noise $>$ 1 ) of an observed object, that it would be detected on the majority of receivers connected to an observation network.
\secc Dynamic range
54,7 → 54,7
The maximal theoretical dynamic range of ADC could be estimated from ADC bit depth using a following formula \ref[dynamic-range]
\label[dynamic-range]
$$ D.R. (dB) = 20 * log(2^n) $$
$$D.R. [dB] = 20 \cdot \log(2^n) $$
The formula \ref[dynamic-range] gives values shown in table below \ref[ADC-dynamic-range].
90,7 → 90,7
Custom designs usually uses non-recurring engineering for development specific solution for observation project thus costs of this instruments are very high if developed instrument are not reproduced many times. Typical example of instrument developed and manufactured in one piece with enormous founding resources draws is Arecibo ALFA survey multi beam feed Array.
Another opposite example for custom receiver and digitalization unit design is LOFAR system developed by Astron in Netherlands \cite[lofar].
LOFAR is innovative radioastronomy system which uses the phased antenna array approach in enormous scale and thousands (around $2*10^4$) of antennas are manufactured an deployed on field. The centrer of LOFAR system is situated in Netherlands and peripheral antennas and connection network are extended to other European countries.
LOFAR is innovative radioastronomy system which uses the phased antenna array approach in enormous scale and thousands (around $2 \cdot 10^4$) of antennas are manufactured an deployed on field. The centrer of LOFAR system is situated in Netherlands and peripheral antennas and connection network are extended to other European countries.
LOFAR project must use low cost hardware due to systems scale. Special construction techniques are used to keep overall project budget at acceptable levels (specially designed polystyrene supporting blocks for HBA antennas for example). Many of used components are manufactured in mass scale for other than scientific use LBA antennas masts are made from standard PVC plastic waste pipes and LOFAR uses low cost direct sampling receiver. Whole project has been designed by Netherlands Institute for Radio Astronomy, which produces many similarly sophisticated devices\cite[astron-devices].

/dokumenty/skolni/diplomka/mybase.bbl
1,5 → 1,16
\begin{thebibliography}{10}
\bibitem{parallella-board}
Adapteva.
\newblock Parallella - supercomputing for everyone, January 2014.
\newblock \url{http://www.parallella.org/board/}.
\bibitem{parallella16-board}
Adapteva.
\newblock Parallella-16, April 2014.
\newblock
\url{http://shop.adapteva.com/collections/featured-products/products/parallella-16}.
\bibitem{astron-devices}
Astron.
\newblock Design and development, May 2014.
31,6 → 42,12
\newblock Opal kelly xem6110, January 2011.
\newblock \url{http://www.opalkelly.com/products/xem6110/}.
\bibitem{si570-chip}
Silicon Laboratories.
\newblock {\em Si570 datasheet}, January 2014.
\newblock
\url{http://www.silabs.com/Support\%20Documents/TechnicalDocs/si570.pdf}.
\bibitem{serial-lvds}
Robert LeBoeuf.
\newblock Data converter serial lvds interface improves board routing, snaa110,
79,6 → 96,12
\newblock Microsoft spectrum observatory, 2012.
\newblock \url{http://observatory.microsoftspectrum.com/}.
\bibitem{thunderbolt-chips}
Intel Mouser.
\newblock Dsl2210, January 2014.
\newblock
\url{http://cz.mouser.com/search/Refine.aspx?Keyword=106790692&Ns=Pricing|0&FS=True&Ntk=P_MarCom}.
\bibitem{casper-project}
Univeristy of~California~Berkeley.
\newblock Center for astronomy signal processing and electronics research, May
90,6 → 113,11
\newblock A new approach to radioastronomy signal processing, May 2014.
\newblock \url{https://casper.berkeley.edu/papers/200509URSI.pdf}.
\bibitem{fpga-middleware}
Ondřej Sychrovský.
\newblock Connecting an fmc with attached a/d converters -- middleware for an
fpga board, ctu-cmp-2014-5, May 2014.
\bibitem{CVUT-FEL:zaverecne-prace}
Ludmila Tichá, Zdeňka Civínová, Michaela Morysková, Ilona Trtíková, and
Lenka Němečková.

/dokumenty/skolni/diplomka/mybase.bib
120,3 → 120,52
@MISC{thunderbolt-chips,
AUTHOR = {Mouser, Intel},
TITLE = {DSL2210},
YEAR = {2014},
MONTH = Jan,
NOTE = {\url{http://cz.mouser.com/search/Refine.aspx?Keyword=106790692&Ns=Pricing|0&FS=True&Ntk=P_MarCom}},
URLDATE= {2014-5-3},
}
@MISC{parallella-board,
AUTHOR = {Adapteva},
TITLE = {Parallella - Supercomputing for Everyone},
YEAR = {2014},
MONTH = Jan,
NOTE = {\url{http://www.parallella.org/board/}},
URLDATE= {2014-5-3},
}
@MANUAL{si570-chip,
AUTHOR = {Silicon Laboratories},
TITLE = {Si570 datasheet},
YEAR = {2014},
MONTH = Jan,
NOTE = {\url{http://www.silabs.com/Support\%20Documents/TechnicalDocs/si570.pdf}},
}
@MISC{parallella16-board,
AUTHOR = {Adapteva},
TITLE = {Parallella-16},
YEAR = {2014},
MONTH = Apr,
NOTE = {\url{http://shop.adapteva.com/collections/featured-products/products/parallella-16}},
URLDATE= {2014-5-4},
}
@MISC{fpga-middleware,
AUTHOR = {Ondřej Sychrovský},
TITLE = {Connecting an FMC with attached A/D Converters -- Middleware for an FPGA board, CTU-CMP-2014-5},
YEAR = {2014},
MONTH = May 5,
NOTE = {\url{ftp://cmp.felk.cvut.cz/pub/cmp/articles/sychrovsky/Sychrovsky-TR-2014-05.pdf}},
}