MLABlibrarysvnkaklikMLAB_E8magsvn

Català-Valencià – Catalan中文 – Chinese (Simplified)中文 – Chinese (Traditional)Česky – CzechDansk – DanishNederlands – DutchEnglish – EnglishSuomi – FinnishFrançais – FrenchDeutsch – Germanעברית – Hebrewहिंदी – HindiMagyar – HungarianBahasa Indonesia – IndonesianItaliano – Italian日本語 – Japanese한국어 – KoreanМакедонски – Macedonianमराठी – MarathiNorsk – NorwegianPolski – PolishPortuguês – PortuguesePortuguês – Portuguese (Brazil)Русский – RussianSlovenčina – SlovakSlovenščina – SlovenianEspañol – SpanishSvenska – SwedishTürkçe – TurkishУкраїнська – UkrainianOëzbekcha – Uzbek

Compare Revisions

• This comparison shows the changes necessary to convert path

  → /dokumenty/skolni @ 1079

  → /dokumenty/skolni/ @ 1080

  ↔ Reverse comparison

• Compare Path:	Rev

  With Path:	Rev

Ignore whitespace Rev 1079 → Rev 1080

/dokumenty/skolni/diplomka/desctription.tex
105,12 → 105,24
\secc ADC module parameters
LTC21190
660015
1k
Two pieces of ADC module design were realised and tested first piece denoted as ADC1 has LTC21190
ADC chip populated with LT660015 front-end operational apmlifier. This ADC1 module has 1kOhm resistors populated on inputs which gives to module internal attenuation of input signal. Value of this attenuation is described by formula
\midinsert
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
\endinsert
T
ADC1 CH1 maximal input 705.7 mV
\midinsert
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
\endinsert
LTC2271
6600125
1k
117,11 → 129,6
ADC2 CH1 maximal input 380 mV
\sec Future improvements
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.
%\chap Example of usage
%\sec Simple polarimeter station
146,3 → 153,7
\chap Conclusion
Special design of scalable data-aquisition system was proposed. This system has parameters
\sec Possible future improvements
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.

/dokumenty/skolni/diplomka/testovaci_textak.txt
0,0 → 1,3
Nejaky pekny text...
Ahoj Flu :)