/dokumenty/skolni/diplomka/conclusion.tex |
---|
13,6 → 13,10 |
In the future versions of the system hardware, the Xillybus IP core and driver interface should be swapped with an open-source alternative of PCIe interfacing module or PCIe might be completely avoided. In ADC configuration FPGA module, the SPI configuration data registers read back should be implemented. |
\nonum \chap Glossary |
\makeglos |
\bibchap |
\usebbl/c mybase |