| 215,8 → 215,56 |
|---|
| %% zapojeni SPI, FPGA zpatky necte konfiguraci, ale je tam na slepo nahravana. |
| |
| |
| |
| \midinsert \clabel[minisas-interface]{Grabber binary output format} |
| \ctable {cccc} |
| { |
| miniSAS & SATA pair & FMC signal & Used as \cr |
| P0 & 1 & LA03 & not used \cr |
| P0 & 2 & LA04 & not used \cr |
| P1 & 1 & LA08 & not used \cr |
| P1 & 2 & LA07 & not used \cr |
| P2 & 1 & LA16 & ADC1 CH1 (LTC2190) \cr |
| P2 & 2 & LA11 & ADC1 CH2 (LTC2190) \cr |
| P3 & 1 & LA17 & ADC2 CH1 (LTC2271) \cr |
| P3 & 2 & LA15 & ADC2 CH2 (LTC2271) \cr |
| } |
| \caption/t miniSAS (FMC2DIFF01A J7) signal connections between modules. |
| \endinsert |
| |
| SPI interface is used by unusual way in this design. SPI Data outputs from ADCs are not connected anywhere and read back are not possible, thus configuration written to registers in ADC module cannot be validated. We do not observe any problem with this system, but it may be possible source of failures. |
| |
| \midinsert \clabel[SPI-system]{Grabber binary output format} |
| \ctable {ccc} |
| { |
| SPI connection J7 & FMC signal & Connected to \cr |
| SAS-AUX1 & LA14\_N & SPI DOUT \cr |
| SAS-AUX2 & LA14\_P & SPI CLK \cr |
| SAS-AUX3 & LA12\_N & CE ADC1 \cr |
| SAS-AUX4 & LA12\_P & CE ADC2 \cr |
| SAS-AUX5 & LA13\_N & soldered to GND \cr |
| SAS-AUX6 & LA13\_P & not used \cr |
| SAS-AUX7 & LA09\_N & not used \cr |
| SAS-AUX8 & LA09\_P & soldered to GND \cr |
| } |
| \caption/t SPI system interconnections |
| \endinsert |
| |
| |
| \midinsert \clabel[clock-interconnections]{Grabber binary output format} |
| \ctable {lccc} |
| { |
| Signal & FMC signal & FMC2DIFF01A & ADCdual01A \cr |
| DCO & CLK1\_M2C & J5-1 & J13-1 \cr |
| FR & LA18\_CC & J10-1 & J12-1 \cr |
| ENC & LA01\_CC & J2-1(PECL OUT) & J3-1 \cr |
| SDGPSDO01A LO & CLK0\_M2C & J3-1 (PECL IN) & N/A \cr |
| } |
| \caption/t Clock system interconnections |
| \endinsert |
| |
| |
| |
| \secc FPGA function |
| |
| Several tasks are performed by FPGA. Firstly FPGA prepares sampling clock for ADCdual01A modules this task is separate block in FPGA and runs asynchronously to other logic. Second block is SPI configuration module, which sends configuration words to ADC modules after opening of Xillybus interface file. Third block is main module, which resolve ADC - PC communication itself. Last block is activated after ADC configuration. |