MLABlibrarysvnkaklikMLAB_E8magsvn

Català-Valencià – Catalan中文 – Chinese (Simplified)中文 – Chinese (Traditional)Česky – CzechDansk – DanishNederlands – DutchEnglish – EnglishSuomi – FinnishFrançais – FrenchDeutsch – Germanעברית – Hebrewहिंदी – HindiMagyar – HungarianBahasa Indonesia – IndonesianItaliano – Italian日本語 – Japanese한국어 – KoreanМакедонски – Macedonianमराठी – MarathiNorsk – NorwegianPolski – PolishPortuguês – PortuguesePortuguês – Portuguese (Brazil)Русский – RussianSlovenčina – SlovakSlovenščina – SlovenianEspañol – SpanishSvenska – SwedishTürkçe – TurkishУкраїнська – UkrainianOëzbekcha – Uzbek

Compare Revisions

• This comparison shows the changes necessary to convert path

  → /dokumenty/skolni/diplomka/description.tex @ 1123

  → /dokumenty/skolni/diplomka/description.tex @ 1124

  ↔ Reverse comparison

• Compare Path:	Rev

  With Path:	Rev

Ignore whitespace Rev 1123 → Rev 1124

/dokumenty/skolni/diplomka/description.tex
106,7 → 106,13
\secc ADC modules design
\midinsert
\picw=10cm \cinspic ./img/ADCdual_Top.png
\picw=10cm \cinspic ./img/ADCdual_Bottom.png
\caption/f FPGA ML605 development board.
\endinsert
\secc ADC selection
There exist several ADC signaling formats currently used in communication with FPGA.
177,6 → 183,12
\secc ADC modules interface
\midinsert
\picw=10cm \cinspic ./img/FMC2DIFF_top.png
\picw=10cm \cinspic ./img/FMC2DIFF_Bottom.png
\caption/f FPGA ML605 development board.
\endinsert
Both of the ADCdual01A modules were connected to FPGA ML605 board trough FMC2DIFF01A adapter board. The design of this adapter module expects the presence of FMC LPC connector and the board is, at the same time, not compatible with MLAB. It is, on the other hand, designed to meet the VITA 57 standard specifications for boards which support region 1 and region 3. VITA 57 regions are explained in the picture \ref[VITA57-regions].
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of designed adapter board is included in the appendix.
273,8 → 285,7
\midinsert \clabel[xillybus-interface]{Grabber binary output format}
\ctable {clllllllll}{
\hfil
& \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
\hfil & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
Data name & FRAME & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2 \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil \cr
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
Content & saw signal & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ \cr
383,11 → 394,13
\endinsert
\midinsert
\clabel[phase-phase-difference]{Phase difference}
\clabel[phase-difference]{Phase difference}
\picw=10cm \cinspic ./img/screenshots/phase_difference.png
\caption/f Demonstration of phase difference between antennas.
\endinsert
For simplest demonstration of phase difference between antennas, we analyse part of signal by complex conjugate multiplication between channels. Result of this analysis can be seen on picture \ref[phase-difference]. Points of selected part of signal creates clear vector, which illustrates the presence of phase difference.
We use ACOUNT02A device for frequency checking on both local oscillators.