Subversion Repositories svnkaklik

Rev

Rev 1084 | Only display areas with differences | Regard whitespace | Details | Blame | Last modification | View Log

Rev 1084 Rev 1085
1 
\chap Testing construction
 1 
\chap Testing construction
2 
 
 2 
 
3 
Whole design of radioastronomy receiver digitalization unit shoud be constructed for the most universal application in signal digitalisation from radioastronomy receivers. Ilustrating problem for its use is signal digitalisation from multiple antenna arrays. This design will be used as part of MLAB Advanced Radio Astronomy System.
3 
Whole design of radioastronomy receiver digitalization unit shoud be constructed for the most universal application in signal digitalisation from radioastronomy receivers. Ilustrating problem for its use is signal digitalisation from multiple antenna arrays. This design will be used as part of MLAB Advanced Radio Astronomy System.
4 
 
 4 
 
5 
\sec Required parameters
 5 
\sec Required parameters
6 
 
 6 
 
7 
Wide dynamical range and high  3 intercept point are desired. The receiver must accept wide dynamic signals because classic radioastronomy signal in typically weak signal covered by strong man made noise signal.
7 
Wide dynamical range and high  3 intercept point are desired. The receiver must accept wide dynamic signals because classic radioastronomy signal in typically weak signal covered by strong man made noise signal.
8 
 
 8 
 
9 
\begitems
 9 
\begitems
10 
  * Dynamical range better than 80 dB
 10 
  * Dynamical range better than 80 dB
11 
  * Phase stability between channels
11 
  * Phase stability between channels
12 
  * Noise (all types)
 12 
  * Noise (all types)
13 
  * Sampling jitter better than 100 metres
 13 
  * Sampling jitter better than 100 metres
14 
\enditems
 14 
\enditems
15 
 
 15 
 
16 
 
 16 
 
17 
 
 17 
 
18 
\sec Sampling frequency
 18 
\sec Sampling frequency
19
19
20 
Sampling frequency is limited by technical constrains in testing construction design. This parameter is especially limited by sampling frequencies of analog to digital conversion chips accessible on market. Combination of required parameters -- dynamic range which needs 16bit at least and minimum sampling frequency of 1 MSPS, leads to high end ADC chips. Which does not support such low sampling frequencies at all. Its minimum sampling frequency is 5 MSPS.
20 
Sampling frequency is limited by technical constrains in testing construction design. This parameter is especially limited by sampling frequencies of analog to digital conversion chips accessible on market. Combination of required parameters -- dynamic range which needs 16bit at least and minimum sampling frequency of 1 MSPS, leads to high end ADC chips. Which does not support such low sampling frequencies at all. Its minimum sampling frequency is 5 MSPS.
21
21
22 
\sec System scalability
 22 
\sec System scalability
23 
 
 23 
 
24 
For analog channels scalability special parameters of ADC modules were needed. ADC module ideally needs separate output for each I/Q channel. ADC module must have separate inputs for sampling and for data output clocks. This parameters allows conduction of relatively low digital data rates. And digital signal can be conducted on long wires.
24 
For analog channels scalability special parameters of ADC modules were needed. ADC module ideally needs separate output for each I/Q channel. ADC module must have separate inputs for sampling and for data output clocks. This parameters allows conduction of relatively low digital data rates. And digital signal can be conducted on long wires.
25 
 
 25 
 
26 
Clock signal will be handled specially in this scalable design. Selected ADC chip guaranteed defined clock skew between sampling and data output clock. This allows taking data and frame  clocks from first ADC module only. Other data and frame clocks from other ADC modules can be measured for diagnostic purposes. (Failure detection, jitter measurement etc.)
26 
Clock signal will be handled specially in this scalable design. Selected ADC chip guaranteed defined clock skew between sampling and data output clock. This allows taking data and frame  clocks from first ADC module only. Other data and frame clocks from other ADC modules can be measured for diagnostic purposes. (Failure detection, jitter measurement etc.)
27 
 
 27 
 
28 
This system concept allows scalability technically  limited by number of differential signals on host side,  and its computational power.  There is another advantage of scalable data acquisition system -- economic reasons. Observatories or end user can pick choice how much money they are able to spent in radioastronomy receiver system. This option is especially useful for science sites without previous experience with radioastronomy observations.
28 
This system concept allows scalability technically  limited by number of differential signals on host side,  and its computational power.  There is another advantage of scalable data acquisition system -- economic reasons. Observatories or end user can pick choice how much money they are able to spent in radioastronomy receiver system. This option is especially useful for science sites without previous experience with radioastronomy observations.
29 
 
 29 
 
30 
\secc Differential signalling
30 
\secc Differential signalling
31 
 
 31 
 
32 
This concept of scalable design requires relatively long traces between ADC and digital unit which captures the data and performs computations.  Distance of digital processing unit and analog to digital conversion unit has advantage in noise retention typically produced by digital circuits. Those digital circuits such as FPGA or other flip-flops block and traces usually works on high frequencies and emits wideband noise with relatively low power.  In such case any distance increase between noise source and analog signal source increase S/N significantly. But this distance also brings problems with digital signal transmission between ADC and computational unit. But this obstruction should be resolved easier in free space than on board routing. The high quality differential signalling shielded cables should be used.  This technology have two advantages on PCB signal routing. It can use two wire twisting for leak inductance suppression of signal path. And this twisted pair may be additionally shielded by uninterrupted metal foil.
32 
This concept of scalable design requires relatively long traces between ADC and digital unit which captures the data and performs computations.  Distance of digital processing unit and analog to digital conversion unit has advantage in noise retention typically produced by digital circuits. Those digital circuits such as FPGA or other flip-flops block and traces usually works on high frequencies and emits wideband noise with relatively low power.  In such case any distance increase between noise source and analog signal source increase S/N significantly. But this distance also brings problems with digital signal transmission between ADC and computational unit. But this obstruction should be resolved easier in free space than on board routing. The high quality differential signalling shielded cables should be used.  This technology have two advantages on PCB signal routing. It can use two wire twisting for leak inductance suppression of signal path. And this twisted pair may be additionally shielded by uninterrupted metal foil.
33 
 
 33 
 
34 
\secc Phase matching
 34 
\secc Phase matching
35 
 
 35 
 
36 
For multiple antenna radioastronomy project, system phase stability is mandatory. It allows precise high resolution imaging of object.
36 
For multiple antenna radioastronomy project, system phase stability is mandatory. It allows precise high resolution imaging of object.
37 
 
 37 
 
38 
High phase stability in this scalable design is achieved by centralised frequency generation  and distribution with multi-output LVPECL hubs. These hubs have equiphased outputs for multiple devices.
38 
High phase stability in this scalable design is achieved by centralised frequency generation  and distribution with multi-output LVPECL hubs. These hubs have equiphased outputs for multiple devices.
39 
 
 39 
 
40 
This design ensures that all devices have access to defined phase and known frequency.
40 
This design ensures that all devices have access to defined phase and known frequency.
41 
 
 41 
 
42 
 
 42 
 
43 
\sec System description
 43 
\sec System description
44 
 
 44 
 
45 
In this section testing system will be described.
 45 
In this section testing system will be described.
46 
 
 46 
 
47 
\secc Frequency synthesis
47 
\secc Frequency synthesis
48 
 
 48 
 
49 
Centralised topology was used for frequency synthesis. One precise high frequency and low jitter digital oscillator was used and other working frequencies are delivered by division from it.  This central oscillator has software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design was developed in parallel to this diploma thesis construction as related project, but it is not explicitly required by specification.}
 49 
Centralised topology was used for frequency synthesis. One precise high frequency and low jitter digital oscillator was used and other working frequencies are delivered by division from it.  This central oscillator has software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design was developed in parallel to this diploma thesis construction as related project, but it is not explicitly required by specification.}
50 
 This method was used in order to meet modern requirements on radioastronomy equipment, which needs precise frequency and phase stability on wide area for effective radioastronomy imaging.
50 
 This method was used in order to meet modern requirements on radioastronomy equipment, which needs precise frequency and phase stability on wide area for effective radioastronomy imaging.
51
51
52 
Every ADC module will be directly connected to CLKHUB02A module. This module takes sampling clock delevered by FPGA from main local oscillator.  This signal should use high quality differential signaling cable -- SATA cable should be used for this purpose.
52 
Every ADC module will be directly connected to CLKHUB02A module. This module takes sampling clock delevered by FPGA from main local oscillator.  This signal should use high quality differential signaling cable -- SATA cable should be used for this purpose.
53 
 
 53 
 
54 
\secc Signal connectors
54 
\secc Signal connectors
55 
 
 55 
 
56 
Several widely used and commercially easily accessible differential connectors were considered.
56 
Several widely used and commercially easily accessible differential connectors were considered.
57 
 
 57 
 
58 
\begitems
 58 
\begitems
59 
* HDMI % [[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
 59 
* HDMI % [[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
60 
* SATA  		%{http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
 60 
* SATA  		%{http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
61 
* DisplayPort 		%[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
 61 
* DisplayPort 		%[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
62 
* SAS/miniSAS
 62 
* SAS/miniSAS
63 
\enditems
 63 
\enditems
64 
 
 64 
 
65 
MiniSAS connector was chosen as  the best for use in connection multiple ADC modules.  This miniSAS connector is compatible with existing SATA cabling system and agregates multiple SATA cables to single connector. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems thus is commercially available.
65 
MiniSAS connector was chosen as  the best for use in connection multiple ADC modules.  This miniSAS connector is compatible with existing SATA cabling system and agregates multiple SATA cables to single connector. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems thus is commercially available.
66 
One drawback is that miniSAS PCB connectors are mainufactured in SMT versions only. But outer metal housing of connector is standard trough hole type. This mechannical design should degrade durability of this connector type.
66 
One drawback is that miniSAS PCB connectors are mainufactured in SMT versions only. But outer metal housing of connector is standard trough hole type. This mechannical design should degrade durability of this connector type.
67 
 
 67 
 
- 
 
 68 
 
- 
 
 69 
\midinsert
- 
 
 70 
\picw=10cm \cinspic ./img/miniSAS_SATA_cable.jpg
- 
 
 71 
\caption/f A type of miniSAS cable similar to used.
- 
 
 72 
\endinsert
- 
 
 73 
 
- 
 
 74 
 
68 
\secc Design of ADC modules
 75 
\secc Design of ADC modules
69 
 
 76 
 
70 
This modules have MLAB standard construction with four mounting holes in corner aligned in defined raster.
77 
This modules have MLAB standard construction with four mounting holes in corner aligned in defined raster.
71 
 
 78 
 
72 
Data serial data output of ADC module should be connected directly to FPGA for basic primary signal processing. Used ADC chip has selectable bit width of data output bus thus output SATA connectors has signals arranged to contain a single bit from every ADC channel.  This signal concept enables selection of proper bus bitwidth according to sampling rate. (Higher bus bitwidth downgrades signaling speed and vice versa.)
 79 
Data serial data output of ADC module should be connected directly to FPGA for basic primary signal processing. Used ADC chip has selectable bit width of data output bus thus output SATA connectors has signals arranged to contain a single bit from every ADC channel.  This signal concept enables selection of proper bus bitwidth according to sampling rate. (Higher bus bitwidth downgrades signaling speed and vice versa.)
73 
 
 80 
 
74 
For connection of this signaling layout, miniSAS to multiple SATA cable should be used.
81 
For connection of this signaling layout, miniSAS to multiple SATA cable should be used.
75 
 
 82 
 
76 
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.  And much better than widely used Eagle software.
 83 
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.  And much better than widely used Eagle software.
77 
 
 84 
 
78 
New PCB footprints have been designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. And they are now publicly accessible from official KiCAD repository at GitHub.
85 
New PCB footprints have been designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. And they are now publicly accessible from official KiCAD repository at GitHub.
79 
 
 86 
 
80 
 
 87 
 
81 
\secc ADC selection
 88 
\secc ADC selection
82 
 
 89 
 
83 
Several ADC signaling formats currently exist for communication with FPGA.
90 
Several ADC signaling formats currently exist for communication with FPGA.
84 
 
 91 
 
85 
\begitems
 92 
\begitems
86 
  * DDR LVDS
 93 
  * DDR LVDS
87 
  * JEDEC 204B
 94 
  * JEDEC 204B
88 
  * JESD204A
 95 
  * JESD204A
89 
  * Paralel LVDS
 96 
  * Paralel LVDS
90 
  * Serdes
 97 
  * Serdes
91 
  * serial LVDS
 98 
  * serial LVDS
92 
\enditems
 99 
\enditems
93 
 
 100 
 
94 
Serial LVDS has been selected because uses lowest number of differencial pairs. This parameter is mandatory for construction complexity and reliability. \url{http://www.ti.com/lit/pdf/snaa110}
 101 
Serial LVDS has been selected because uses lowest number of differencial pairs. This parameter is mandatory for construction complexity and reliability. \url{http://www.ti.com/lit/pdf/snaa110}
95 
 
 102 
 
96 
An ultrasound AFE chips should be ideal for this purpose -- this chips has front-end amplifiers and filters integrated. But theirs drawback is incapability of handling differential input signal and relatively low dynamic range (consists 12bit ADC). This IO has many ADC channels thus scalling are possible in factor of 4 receivers (8 analog channels).
 103 
An ultrasound AFE chips should be ideal for this purpose -- this chips has front-end amplifiers and filters integrated. But theirs drawback is incapability of handling differential input signal and relatively low dynamic range (consists 12bit ADC). This IO has many ADC channels thus scalling are possible in factor of 4 receivers (8 analog channels).
97 
 
 104 
 
98 
If we require separate output for every analog channel and 16bit deph. Only several ADCs currently exists which meet these requirements.
105 
If we require separate output for every analog channel and 16bit deph. Only several ADCs currently exists which meet these requirements.
99 
 
 106 
 
100 
\begitems
 107 
\begitems
101 
*[[http://www.linear.com/product/LTC2271|LTC2271]]
 108 
*[[http://www.linear.com/product/LTC2271|LTC2271]]
102 
*[[http://www.linear.com/product/LTC2191|LTC2190-2195]].
 109 
*[[http://www.linear.com/product/LTC2191|LTC2190-2195]].
103 
\enditems
 110 
\enditems
104 
 
 111 
 
105 
All parts in this category are compatible with one board layout. Main differences are in sampling frequency and signal to noise ratio. The slowest one has maximal sampling frequency 20 MHz. But all types have minimal sampling frequency 5 MSPS.  All types were configurable over serial interface (SPI).  SPI seems to be a standard for high-end ADC chips from main manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..).
112 
All parts in this category are compatible with one board layout. Main differences are in sampling frequency and signal to noise ratio. The slowest one has maximal sampling frequency 20 MHz. But all types have minimal sampling frequency 5 MSPS.  All types were configurable over serial interface (SPI).  SPI seems to be a standard for high-end ADC chips from main manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..).
106 
 
 113 
 
107 
\secc ADC modules interface
 114 
\secc ADC modules interface
108 
 
 115 
 
109 
All two ADCdual01A modules was connected to FPGA ML605 board trough FMC2DIFF01A adapter board. Construction of this adapter module suppose FMC LPC connector. And this board is not MLAB compatible design. But this board is designed to meet VITA 57 standard specification for boards which uses zone 1 and zone 3.
116 
All two ADCdual01A modules was connected to FPGA ML605 board trough FMC2DIFF01A adapter board. Construction of this adapter module suppose FMC LPC connector. And this board is not MLAB compatible design. But this board is designed to meet VITA 57 standard specification for boards which uses zone 1 and zone 3.
110 
This specification guarantee compatibility with others FPGA board which has FMC LPC connector for mezzane cards. Schematic diagram of this adapter board is included in appendix.
117 
This specification guarantee compatibility with others FPGA board which has FMC LPC connector for mezzane cards. Schematic diagram of this adapter board is included in appendix.
111 
 
 118 
 
112 
Primary purpose of this PCB is to enable connection of ADC modules from space excluded from PC case.  (In PC box analog circuits cannot be realised without using of massive RFI mitigation techniques).
119 
Primary purpose of this PCB is to enable connection of ADC modules from space excluded from PC case.  (In PC box analog circuits cannot be realised without using of massive RFI mitigation techniques).
113 
Differential signaling connectors should be used for conducting digital signal over relatively long cable. Signalintegrity sensitive links (clocks) are equiped by output driver and translator to LVPECL logic for better signal transmission quality.
120 
Differential signaling connectors should be used for conducting digital signal over relatively long cable. Signalintegrity sensitive links (clocks) are equiped by output driver and translator to LVPECL logic for better signal transmission quality.
114 
 
 121 
 
115 
\midinsert
 122 
\midinsert
116 
\picw=10cm \cinspic ./img/ML605-board.jpg
 123 
\picw=10cm \cinspic ./img/ML605-board.jpg
117 
\caption/f Used FPGA ML605 development board.
 124 
\caption/f Used FPGA ML605 development board.
118 
\endinsert
 125 
\endinsert
119 
 
 126 
 
120 
Several SATA connectors and two miniSAS connectors are populated on this board.  This set of connectors allows connection of any number of ADC modules in range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors. Other supporting signal should be routed directly to SATA connectors on adapter.
127 
Several SATA connectors and two miniSAS connectors are populated on this board.  This set of connectors allows connection of any number of ADC modules in range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors. Other supporting signal should be routed directly to SATA connectors on adapter.
121 
 
 128 
 
122 
Signal configuration used in testing construction is described in tables.
129 
Signal configuration used in testing construction is described in tables.
123 
 
 130 
 
124 
 
 131 
 
125 
\secc Output data format
 132 
\secc Output data format
126 
 
 133 
 
127 
\midinsert
 134 
\midinsert
128 
\ctable {cccccccccc}{
 135 
\ctable {cccccccccc}{
129 
\hfil
 136 
\hfil
130 
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
 137 
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
131 
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
 138 
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
132 
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
 139 
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
133 
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
 140 
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
134 
}
 141 
}
135 
\caption/t System device "/dev/xillybus_data2_r" data format
 142 
\caption/t System device "/dev/xillybus_data2_r" data format
136 
\endinsert
 143 
\endinsert
137 
 
 144 
 
138 
\sec Achieved parameters
 145 
\sec Achieved parameters
139 
 
 146 
 
140 
\secc Data reading and recording
147 
\secc Data reading and recording
141 
 
 148 
 
142 
For reading data stream from ADC driver Gnuradio software was used. Gnuradio suite consist gnuradio-companion which is a graphical tool for creating signal flow graphs and generating flow-graph source code. This tool was used to create basic RAW data grabber to record and interactive wiev data stream output from ADC modules.
149 
For reading data stream from ADC driver Gnuradio software was used. Gnuradio suite consist gnuradio-companion which is a graphical tool for creating signal flow graphs and generating flow-graph source code. This tool was used to create basic RAW data grabber to record and interactive wiev data stream output from ADC modules.
143 
 
 150 
 
144 
\midinsert
 151 
\midinsert
145 
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
 152 
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
146 
\caption/f ADC recorder flow graph created in gnuradio-companion.
 153 
\caption/f ADC recorder flow graph created in gnuradio-companion.
147 
\endinsert
 154 
\endinsert
148 
 
 155 
 
149 
\midinsert
 156 
\midinsert
150 
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
 157 
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
151 
\caption/f User interface window of running ADC grabber.
 158 
\caption/f User interface window of running ADC grabber.
152 
\endinsert
 159 
\endinsert
153 
 
 160 
 
154 
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal.
161 
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal.
155 
 
 162 
 
156 
\secc ADC module parameters
 163 
\secc ADC module parameters
157 
 
 164 
 
158 
Two pieces of ADC module design were realised and tested first piece denoted as ADC1 has LTC21190
 165 
Two pieces of ADC module design were realised and tested first piece denoted as ADC1 has LTC21190
159 
ADC chip populated with LT660015 front-end operational apmlifier. This ADC1 module has 1kOhm resistors populated on inputs which gives to module internal attenuation of input signal. Value of this attenuation is described by formula
166 
ADC chip populated with LT660015 front-end operational apmlifier. This ADC1 module has 1kOhm resistors populated on inputs which gives to module internal attenuation of input signal. Value of this attenuation is described by formula
160 
 
 167 
 
161 
\midinsert
 168 
\midinsert
162 
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
 169 
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
163 
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
 170 
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
164 
\endinsert
 171 
\endinsert
165 
 
 172 
 
166 
T
 173 
T
167 
 
 174 
 
168 
ADC1 CH1  maximal input 705.7 mV
 175 
ADC1 CH1  maximal input 705.7 mV
169 
 
 176 
 
170 
 
 177 
 
171 
\midinsert
 178 
\midinsert
172 
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
 179 
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
173 
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
 180 
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
174 
\endinsert
 181 
\endinsert
175 
 
 182 
 
176 
LTC2271
 183 
LTC2271
177 
6600125
 184 
6600125
178 
1k
 185 
1k
179 
ADC2 CH1 maximal input 380 mV
 186 
ADC2 CH1 maximal input 380 mV
180 
 
 187 
 
181 
 
 188 
 
182 
%\chap Example of usage
 189 
%\chap Example of usage
183 
 
 190 
 
184 
%\sec Simple polarimeter station
 191 
%\sec Simple polarimeter station
185
192
186 
%\sec Basic interferometer station
 193 
%\sec Basic interferometer station
187 
 
 194 
 
188 
%\sec Simple passive Doppler radar
 195 
%\sec Simple passive Doppler radar
189 
 
 196 
 
190 
\chap Proposed final system
 197 
\chap Proposed final system
191 
 
 198 
 
192 
Construction of final system which should be used for real radioastronomy observations will be described. This chapter is mainly theoretical analysis of systems which should be used for data handling.
199 
Construction of final system which should be used for real radioastronomy observations will be described. This chapter is mainly theoretical analysis of systems which should be used for data handling. Realisation of these ideas are planed for future development after full evaluation and testing of actual functional example design.
193 
 
 200 
 
194 
\sec Custom design of FPGA board
 201 
\sec Custom design of FPGA board
195 
 
 202 
 
- 
 
 203 
In beginning of the project coustom design of FPGA interface board was supposed. This FPGA board should include PCI express interface and should have lower price than functional example construction. This board should have MLAB compatible design which is backward compatible with existing or improved design of ADC modules. For connection of this board an another adapter board with PCIe host interface was supposed.
- 
 
 204 
Thunderbolt technology standard was supposed for use in this PC to PCIe -> FPGA module. Thunderbolt chips are currently available on the market for reasonable prices. But specification for these devices are accessible for licensed users only and Intel has mass market oriented licensing policy,   which makes this technology inaccessible for low quantity product design.  In consequence of this external PCI Express cabling and expansion slots should be better solution.
- 
 
 205 
 
- 
 
 206 
But this systems and cables are still very expensive. For example (http://www.opalkelly.com/products/xem6110/) has price tag 995 USD at time of writing this thesis.
- 
 
 207 
Therefore better approach must be found.
- 
 
 208 
 
196 
\sec Parralella board computer
 209 
\sec Parralella board computer
197 
 
 210 
 
198 
Parallella is gon
 211 
Parallella is gon
199 
 
 212 
 
200 
\sec GPU based computational system
213 
\sec GPU based computational system
201 
 
 214 
 
202 
 
 215 
 
203 
\chap Conclusion
216 
\chap Conclusion
204 
 
 217 
 
205 
Special design of scalable data-aquisition system was proposed. This system has parameters
218 
Special design of scalable data-aquisition system was proposed. This system has parameters
206 
 
 219 
 
207 
\sec Possible future improvements
 220 
\sec Possible future improvements
208 
 
 221 
 
209 
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.
222 
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.