Subversion Repositories svnkaklik

Rev

Rev 1074 | Rev 1076 | Go to most recent revision | Only display areas with differences | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1074 Rev 1075
1 
\chap Testing construction
 1 
\chap Testing construction
2 
 
 2 
 
3 
\sec Required parameters
 3 
\sec Required parameters
4 
 
 4 
 
5 
Wide dynamical range and high  3 intercept point are desired. The receiver must accept wide dynamic signals because radioastronomical signal in typically weak signal covered by strong man made noise signal.
5 
Wide dynamical range and high  3 intercept point are desired. The receiver must accept wide dynamic signals because classic radioastronomy signal in typically weak signal covered by strong man made noise signal.
6 
 
 6 
 
7 
%\sec Sampling frequency
 7 
\sec Sampling frequency
8
8
- 
 
 9 
Sampling frequency is limited by technical constrains in testing construction design. This parameter is especially limited by sampling frequencies of analog to digital conversion chips accessible on market. Combination of required parameters -- dynamic range which needs 16bit at least and minimum sampling frequency of 1 MSPS, leads to high end ADC chips. Which does not support such low sampling frequencies at all. Its minimum sampling frequency is 5 MSPS.
- 
 
 10
9 
%\sec System scalability
 11 
\sec System scalability
- 
 
 12 
 
- 
 
 13 
For analog channels scalability special parameters of ADC modules were needed. ADC module ideally needs separate output for each I/Q channel. ADC module must have separate inputs for sampling and for data output clocks. This parameters allows conduction of relatively low digital data rates. And digital signal can be conducted on long wires.
- 
 
 14 
 
- 
 
 15 
Clock signal will be handled specially in this scalable design. Selected ADC chip guaranteed defined clock skew between sampling and data output clock. This allows taking data and frame  clocks from first ADC module only. Other data and frame clocks from other ADC modules can be measured for diagnostic purposes. (Failure detection, jitter measurement etc.)
- 
 
 16 
 
- 
 
 17 
This system concept allows scalability technically  limited by number of differential signals on host side,  and its computational power.  There is another advantage of scalable data acquisition system -- economic reasons. Observatories or end user can pick choice how much money they are able to spent in radioastronomy receiver system. This option is especially useful for science sites without previous experience with radioastronomy observations.
10 
 
 18 
 
11 
%\secc Differential signaling
19 
\secc Differential signalling
- 
 
 20 
 
- 
 
 21 
This concept of scalable design requires relatively long traces between ADC and digital unit which captures the data and performs computations.  Distance of digital processing unit and analog to digital conversion unit has advantage in noise retention typically produced by digital circuits. Those digital circuits such as FPGA or other flip-flops block and traces usually works on high frequencies and emits wideband noise with relatively low power.  In such case any distance increase between noise source and analog signal source increase S/N significantly. But this distance also brings problems with digital signal transmission between ADC and computational unit. But this obstruction should be resolved easier in free space than on board routing. The high quality differential signalling shielded cables should be used.  This technology have two advantages on PCB signal routing. It can use two wire twisting for leak inductance suppression of signal path. And this twisted pair may be additionally shielded by uninterrupted metal foil.
12 
 
 22 
 
13 
\sec System description
 23 
\sec System description
14 
 
 24 
 
- 
 
 25 
In this section testing system will be described.
- 
 
 26 
 
15 
%	\secc Frequency synthesis
27 
\secc Frequency synthesis
- 
 
 28 
 
- 
 
 29 
Centralised topology was used for frequency synthesis. One precise high frequency and low jitter digital oscillator was used and other working frequencies are delivered by division from it.  This central oscillator has software defined GPS disciplined control loop for frequency stabilisation. This method was used in order to meet modern requirements on radioastronomy equipment, which needs precise frequency and phase stability on wide area for effective radioastronomy imaging.
16 
 
 30 
 
17 
\secc Signal connectors
31 
\secc Signal connectors
18 
 
 32 
 
19 
Several widely used and commercially easily accessible differential connectors was considered.
33 
Several widely used and commercially easily accessible differential connectors was considered.
20 
 
 34 
 
21 
\begitems
 35 
\begitems
22 
 
 36 
 
23 
  * <del>[[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
 37 
  * <del>[[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
24 
  * [[http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
 38 
  * [[http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
25 
  * <del>[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
 39 
  * <del>[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
26 
 
 40 
 
27 
\enditems
 41 
\enditems
28 
 
 42 
 
29 
MiniSAS connector was chosen as  the best for use in connection multiple ADC modules.  This miniSAS connector is compatible with existing SATA cabling system. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems.
43 
MiniSAS connector was chosen as  the best for use in connection multiple ADC modules.  This miniSAS connector is compatible with existing SATA cabling system. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems.
30 
 
 44 
 
31 
\secc Design of ADC modules
 45 
\secc Design of ADC modules
32 
 
 46 
 
33 
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.  And much better than widely used Eagle software.
 47 
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.  And much better than widely used Eagle software.
34 
 
 48 
 
35 
New PCB footprints must be designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. They are now publicly accessible from official
49 
New PCB footprints must be designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. They are now publicly accessible from official KiCAD repository at GitHub.
36 
 
 - 
 
37
50
38 
\secc ADC modules interface
 51 
\secc ADC modules interface
39 
 
 52 
 
40 
All two ADCdual01A modules was connected to FPGA ML605 board trough
 53 
All two ADCdual01A modules was connected to FPGA ML605 board trough
41 
 
 54 
 
42 
\midinsert
 55 
\midinsert
43 
\picw=10cm \cinspic ./img/ML605-board.jpg
 56 
\picw=10cm \cinspic ./img/ML605-board.jpg
44 
\caption/f Used FPGA ML605 development board.
 57 
\caption/f Used FPGA ML605 development board.
45 
\endinsert
 58 
\endinsert
46 
 
 59 
 
47 
\secc Output data format
 60 
\secc Output data format
48 
 
 61 
 
49 
\midinsert
 62 
\midinsert
50 
\ctable {cccccccccc}{
 63 
\ctable {cccccccccc}{
51 
\hfil
 64 
\hfil
52 
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
 65 
 & \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
53 
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
 66 
Data name &  FRAME  & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2  \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil  \cr
54 
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
 67 
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
55 
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
 68 
Content & saw signal & $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ &  $t1$ &  $t_{1+1}$ \cr
56 
}
 69 
}
57 
\caption/t System device "/dev/xillybus_data2_r" data format
 70 
\caption/t System device "/dev/xillybus_data2_r" data format
58 
\endinsert
 71 
\endinsert
59 
 
 72 
 
60 
\sec Achieved parameters
 73 
\sec Achieved parameters
61 
 
 74 
 
62 
\secc Data reading and recording
75 
\secc Data reading and recording
63 
 
 76 
 
64 
For reading data stream from ADC driver Gnuradio software was used. Gnuradio suite consist gnuradio-companion which is a graphical tool for creating signal flow graphs and generating flow-graph source code. This tool was used to create basic RAW data grabber to record and interactive wiev data stream output from ADC modules.
77 
For reading data stream from ADC driver Gnuradio software was used. Gnuradio suite consist gnuradio-companion which is a graphical tool for creating signal flow graphs and generating flow-graph source code. This tool was used to create basic RAW data grabber to record and interactive wiev data stream output from ADC modules.
65 
 
 78 
 
66 
\midinsert
 79 
\midinsert
67 
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
 80 
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
68 
\caption/f ADC recorder flow graph created in gnuradio-companion.
 81 
\caption/f ADC recorder flow graph created in gnuradio-companion.
69 
\endinsert
 82 
\endinsert
70 
 
 83 
 
71 
\midinsert
 84 
\midinsert
72 
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
 85 
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
73 
\caption/f User interface window of running ADC grabber.
 86 
\caption/f User interface window of running ADC grabber.
74 
\endinsert
 87 
\endinsert
75 
 
 88 
 
76 
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal.
89 
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal.
77 
 
 90 
 
78 
 
 91 
 
79 
%\sec Future improvements
 92 
\sec Future improvements
- 
 
 93 
 
- 
 
 94 
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.
- 
 
 95 
 
80 
 
 96 
 
81 
%\chap Example of usage
 97 
%\chap Example of usage
82 
 
 98 
 
83 
%\sec Simple polarimeter station
 99 
%\sec Simple polarimeter station
84
100
85 
%\sec Basic interferometer station
 101 
%\sec Basic interferometer station
86 
 
 102 
 
87 
%\sec Simple passive Doppler radar
 103 
%\sec Simple passive Doppler radar
88 
 
 104 
 
89 
%\chap Proposed final system
 105 
\chap Proposed final system
- 
 
 106 
 
- 
 
 107 
Construction of final system which should be used for real radioastronomy observations will be described. This chapter is mainly theoretical analysis of systems which should be used for data handling.
- 
 
 108 
 
- 
 
 109 
\sec Custom design of FPGA board
- 
 
 110 
 
- 
 
 111 
\sec Parralella board computer
- 
 
 112 
 
- 
 
 113 
Parallella is gon
- 
 
 114 
 
- 
 
 115 
\sec GPU based computational system
90 
 
 116 
 
91 
%\sec Custom design of FPGA board
 - 
 
92 
 
 117 
 
93 
%\sec Parralella board computer
 118 
\chap Conclusion
94 
 
 119 
 
95 
%\chap Conclusion
120 
Special design of scalable data-aquisition system was proposed. This system has parameters