| 1 |
\chap Trial design
|
1 |
\chap Trial design
|
| 2 |
|
2 |
|
| 3 |
The whole design of radioastronomy receiver digitalization unit is constructed to be used in a wide range of applications and tasks related to digitalisation of signal from radioastronomy receivers. A good illustrating problem for its use is a signal digitalisation from multiple antenna arrays. This design will eventually become a part of MLAB Advanced Radio Astronomy System.
|
3 |
The whole design of radioastronomy receiver digitalization unit is constructed to be used in a wide range of applications and tasks related to digitalisation of signal from radioastronomy receivers. A good illustrating problem for its use is a signal digitalisation from multiple antenna arrays. This design will eventually become a part of MLAB Advanced Radio Astronomy System.
|
| 4 |
|
4 |
|
| 5 |
\sec Required parameters
|
5 |
\sec Required parameters
|
| 6 |
|
6 |
|
| 7 |
Wide dynamical range and high IP3 are desired. The receiver must accept wide dynamic signals because a typical radioastronomical signal has a form of a weak signal covered by a strong man-made noise.
|
7 |
Wide dynamical range and high IP3 are desired. The receiver must accept wide dynamic signals because a typical radioastronomical signal has a form of a weak signal covered by a strong man-made noise.
|
| 8 |
|
8 |
|
| 9 |
Summary of main required parameters follows
|
9 |
Summary of main required parameters follows
|
| 10 |
|
10 |
|
| 11 |
\begitems
|
11 |
\begitems
|
| 12 |
* Dynamical range better than 80 dB
|
12 |
* Dynamical range better than 80 dB
|
| 13 |
* Phase stability between channels
|
13 |
* Phase stability between channels
|
| 14 |
* Noise (all types)
|
14 |
* Noise (all types)
|
| 15 |
* Sampling jitter better than 100 metres
|
15 |
* Sampling jitter better than 100 metres
|
| 16 |
* Support for any number of receivers in range 1 to 8
|
16 |
* Support for any number of receivers in range 1 to 8
|
| 17 |
\enditems
|
17 |
\enditems
|
| 18 |
|
18 |
|
| 19 |
\sec Sampling frequency
|
19 |
\sec Sampling frequency
|
| 20 |
|
20 |
|
| 21 |
Sampling frequency is limited by the technical constrains in the trial design. This parameter is especially limited by the sampling frequencies of analog-to-digital conversion chips available on the market and interface bandwidth. Combination of the required parameters -- dynamic range requiring at least 16bit and a minimum sampling frequency of 1 MSPS leads to need of high end ADC chips which does not support such low sampling frequencies at all. Their minimum sampling frequency is 5 MSPS.
|
21 |
Sampling frequency is limited by the technical constrains in the trial design. This parameter is especially limited by the sampling frequencies of analog-to-digital conversion chips available on the market and interface bandwidth. Combination of the required parameters -- dynamic range requiring at least 16bit and a minimum sampling frequency of 1 MSPS leads to need of high end ADC chips which does not support such low sampling frequencies at all. Their minimum sampling frequency is 5 MSPS.
|
| 22 |
|
22 |
|
| 23 |
We calculate minimum data bandwidth data rate for eight receivers, 2 bytes per sample and 5MSPS as $8 * 2 * 5e6 = 80$ MB/s. Such data rate is at the limit of real writing speed o classical HDD and it is almost double of real bandwidth of USB 2.0 interface.
|
23 |
We calculate minimum data bandwidth data rate for eight receivers, 2 bytes per sample and 5MSPS as $8 * 2 * 5e6 = 80$ MB/s. Such data rate is at the limit of real writing speed o classical HDD and it is almost double of real bandwidth of USB 2.0 interface.
|
| 24 |
|
24 |
|
| 25 |
|
25 |
|
| 26 |
\sec System scalability
|
26 |
\sec System scalability
|
| 27 |
|
27 |
|
| 28 |
For analogue channels scalability, special parameters of ADC modules are required. Ideally, there should be a separate output for each analogue channel in ADC module. ADC module must also have separate outputs for frames and data output clocks. These parameters allow for conduction at relatively low digital data rates. As a result, the digital signal can be conducted even through long wires.
|
28 |
For analogue channels scalability, special parameters of ADC modules are required. Ideally, there should be a separate output for each analogue channel in ADC module. ADC module must also have separate outputs for frames and data output clocks. These parameters allow for conduction at relatively low digital data rates. As a result, the digital signal can be conducted even through long wires.
|
| 29 |
|
29 |
|
| 30 |
Clock signal will be handled distinctively in our scalable design. Selected ADC chip are guaranteed to have defined clock skew between sampling and data output clock. This allows taking data and frame clocks from the first ADC module only. The rest of the data and frame clocks from other ADC modules can be measured for diagnostic purposes (failure detection, jitter measurement etc.).
|
30 |
Clock signal will be handled distinctively in our scalable design. Selected ADC chip are guaranteed to have defined clock skew between sampling and data output clock. This allows taking data and frame clocks from the first ADC module only. The rest of the data and frame clocks from other ADC modules can be measured for diagnostic purposes (failure detection, jitter measurement etc.).
|
| 31 |
|
31 |
|
| 32 |
This system concept allows for scalability, that is technically limited by a number of differential signals on host side and its computational power. There is another advantage of scalable data acquisition system -- an economic one. Observatories or end users can make a choice of how much money are they willing to spent on radioastronomy receiver system. This freedom of choice is especially useful for science sites without previous experience in radioastronomy observations.
|
32 |
This system concept allows for scalability, that is technically limited by a number of differential signals on host side and its computational power. There is another advantage of scalable data acquisition system -- an economic one. Observatories or end users can make a choice of how much money are they willing to spent on radioastronomy receiver system. This freedom of choice is especially useful for science sites without previous experience in radioastronomy observations.
|
| 33 |
|
33 |
|
| 34 |
\secc Differential signalling
|
34 |
\secc Differential signalling
|
| 35 |
|
35 |
|
| 36 |
The concept of scalable design requires relatively long circuit traces between ADC and digital unit which captures the data and performs the computations. The long distance between the digital processing unit and the analog-to-digital conversion unit has an advantage in noise retention typically produced by digital circuits. Those digital circuits, such as FPGA or other flip-flops block and circuit traces, usually work at high frequencies and emit wide-band noise with relatively low power. In such cases any increase in a distance between the noise source and analog signal source increase S/N significantly. However, at the same time a long distance brings problems with the digital signal transmission between ADC and computational unit. This obstacle should be resolved more easily in free-space than on board routing. The high-quality differential signalling shielded cables should be used. This technology has two advantages over PCB signal routing. First, it can use twisted pair of wires for leak inductance suppression in signal path and second, the twisted pair may additionally be shielded by uninterrupted metal foil.
|
36 |
The concept of scalable design requires relatively long circuit traces between ADC and digital unit which captures the data and performs the computations. The long distance between the digital processing unit and the analog-to-digital conversion unit has an advantage in noise retention typically produced by digital circuits. Those digital circuits, such as FPGA or other flip-flops block and circuit traces, usually work at high frequencies and emit wide-band noise with relatively low power. In such cases any increase in a distance between the noise source and analog signal source increase S/N significantly. However, at the same time a long distance brings problems with the digital signal transmission between ADC and computational unit. This obstacle should be resolved more easily in free-space than on board routing. The high-quality differential signalling shielded cables should be used. This technology has two advantages over PCB signal routing. First, it can use twisted pair of wires for leak inductance suppression in signal path and second, the twisted pair may additionally be shielded by uninterrupted metal foil.
|
| 37 |
|
37 |
|
| 38 |
\secc Phase matching
|
38 |
\secc Phase matching
|
| 39 |
|
39 |
|
| 40 |
For multiple antenna radioastronomy projects, system phase stability is a mandatory condition. It allows precise high resolution imaging of objects.
|
40 |
For multiple antenna radioastronomy projects, system phase stability is a mandatory condition. It allows precise high resolution imaging of objects.
|
| 41 |
|
41 |
|
| 42 |
High phase stability in our scalable design is achieved through centralised frequency generation and distribution with multi-output LVPECL hubs, that have equiphased outputs for multiple devices.
|
42 |
High phase stability in our scalable design is achieved through centralised frequency generation and distribution with multi-output LVPECL hubs, that have equiphased outputs for multiple devices.
|
| 43 |
|
43 |
|
| 44 |
This design ensures that all devices have access to the defined phase and known frequency.
|
44 |
This design ensures that all devices have access to the defined phase and known frequency.
|
| 45 |
|
45 |
|
| 46 |
|
46 |
|
| 47 |
\sec System description
|
47 |
\sec System description
|
| 48 |
|
48 |
|
| 49 |
In this section testing system will be described.
|
49 |
In this section testing system will be described.
|
| 50 |
|
50 |
|
| 51 |
\secc Frequency synthesis
|
51 |
\secc Frequency synthesis
|
| 52 |
|
52 |
|
| 53 |
We have used a centralised topology as a basis for frequency synthesis. One precise high-frequency and low-jitter digital oscillator has been used, while other working frequencies have been derived from it by the division of its signal. This central oscillator has a software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design has been developed in parallel to this diploma thesis as a related project, but it is not explicitly required by the diploma thesis.}
|
53 |
We have used a centralised topology as a basis for frequency synthesis. One precise high-frequency and low-jitter digital oscillator has been used, while other working frequencies have been derived from it by the division of its signal. This central oscillator has a software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design has been developed in parallel to this diploma thesis as a related project, but it is not explicitly required by the diploma thesis.}
|
| 54 |
We have used methods of frequency monitoring compensation in order to meet modern requirements on radioastronomy equipment which needs precise frequency and phase stability over a wide scale for effective radioastronomy imaging.
|
54 |
We have used methods of frequency monitoring compensation in order to meet modern requirements on radioastronomy equipment which needs precise frequency and phase stability over a wide scale for effective radioastronomy imaging.
|
| 55 |
|
55 |
|
| 56 |
Every ADC module will be directly connected to CLKHUB02A module which takes sampling clock signal delivered by FPGA from main local oscillator. This signal should use high quality differential signalling cable -- we should use SATA cable for this purpose.
|
56 |
Every ADC module will be directly connected to CLKHUB02A module which takes sampling clock signal delivered by FPGA from main local oscillator. This signal should use high quality differential signalling cable -- we should use SATA cable for this purpose.
|
| 57 |
|
57 |
|
| 58 |
GPSDO design included in data acquisition system has special feature -- generates time marks for precise time-stamping of received signal. Timestamps are created by disabling of local oscillator for 100 us as result rectangle click in input signal is created which appears as horizontal line in spectrogram.
|
58 |
GPSDO design included in data acquisition system has special feature -- generates time marks for precise time-stamping of received signal. Timestamps are created by disabling of local oscillator for 100 us as result rectangle click in input signal is created which appears as horizontal line in spectrogram.
|
| 59 |
Timestamps should be seen in image \ref[meteor-reflection] (above and below meteor reflection).
|
59 |
Timestamps should be seen in image \ref[meteor-reflection] (above and below meteor reflection).
|
| 60 |
|
60 |
|
| 61 |
Time-marking should be improved in future by digitalisation GPS signal directly with dedicated ADC channel. Datafile then consists samples from channels of radio-astronomy receivers along with GPS signal containing precise time information.
|
61 |
Time-marking should be improved in future by digitalisation GPS signal directly with dedicated ADC channel. Datafile then consists samples from channels of radio-astronomy receivers along with GPS signal containing precise time information.
|
| 62 |
|
62 |
|
| 63 |
\secc Signal cable connectors
|
63 |
\secc Signal cable connectors
|
| 64 |
|
64 |
|
| 65 |
Several widely used and commercially easily accessible differential connectors were considered to be use in our design.
|
65 |
Several widely used and commercially easily accessible differential connectors were considered to be use in our design.
|
| 66 |
|
66 |
|
| 67 |
\begitems
|
67 |
\begitems
|
| 68 |
* HDMI % [[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
|
68 |
* HDMI % [[http://en.wikipedia.org/wiki/Hdmi|HDMI]]</del>
|
| 69 |
* SATA %{http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
|
69 |
* SATA %{http://en.wikipedia.org/wiki/Serial_attached_SCSI#Connectors|SAS]]/[[http://en.wikipedia.org/wiki/Serial_ATA|SATA]]
|
| 70 |
* DisplayPort %[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
|
70 |
* DisplayPort %[[http://en.wikipedia.org/wiki/Display_port|DisplayPort]]</del>
|
| 71 |
* SAS/miniSAS
|
71 |
* SAS/miniSAS
|
| 72 |
\enditems
|
72 |
\enditems
|
| 73 |
|
73 |
|
| 74 |
At the end, MiniSAS connector was chosen as the best option to be used in connecting together multiple ADC modules. It is compatible with existing SATA cabling systems and aggregates multiple SATA cables to a single connector. It can be seen on the following picture \ref[img-miniSAS-cable]. A transition between SATA and miniSAS is achieved by SAS to SATA adapter cable which is commonly used in servers to connect SAS controller to multiple SATA hard disc in RAID systems and thus is commercially easily available.
|
74 |
At the end, MiniSAS connector was chosen as the best option to be used in connecting together multiple ADC modules. It is compatible with existing SATA cabling systems and aggregates multiple SATA cables to a single connector. It can be seen on the following picture \ref[img-miniSAS-cable]. A transition between SATA and miniSAS is achieved by SAS to SATA adapter cable which is commonly used in servers to connect SAS controller to multiple SATA hard disc in RAID systems and thus is commercially easily available.
|
| 75 |
The main drawback of miniSAS PCB connectors lies in the fact, that they are manufactured in SMT versions only. The outer metal housing of connector is designed to be mounted using a standard through-hole mounting scheme, a design that unfortunately decreases the durability of the connector.
|
75 |
The main drawback of miniSAS PCB connectors lies in the fact, that they are manufactured in SMT versions only. The outer metal housing of connector is designed to be mounted using a standard through-hole mounting scheme, a design that unfortunately decreases the durability of the connector.
|
| 76 |
|
76 |
|
| 77 |
|
77 |
|
| 78 |
\midinsert
|
78 |
\midinsert
|
| 79 |
\clabel[img-miniSAS-cable]{Used miniSAS cable}
|
79 |
\clabel[img-miniSAS-cable]{Used miniSAS cable}
|
| 80 |
\picw=10cm \cinspic ./img/miniSAS_SATA_cable.jpg
|
80 |
\picw=10cm \cinspic ./img/miniSAS_SATA_cable.jpg
|
| 81 |
\caption/f A type of miniSAS cable similar to used.
|
81 |
\caption/f A type of miniSAS cable similar to used.
|
| 82 |
\endinsert
|
82 |
\endinsert
|
| 83 |
|
83 |
|
| 84 |
\secc Signal integrity requirements
|
84 |
\secc Signal integrity requirements
|
| 85 |
|
85 |
|
| 86 |
We use ADC modules that have DATA clock frequency eight times higher than sampling frequency in single line output mode, implying a 40 MHz output bit rate.
|
86 |
We use ADC modules that have DATA clock frequency eight times higher than sampling frequency in single line output mode, implying a 40 MHz output bit rate.
|
| 87 |
|
87 |
|
| 88 |
|
88 |
|
| 89 |
\secc ADC modules design
|
89 |
\secc ADC modules design
|
| 90 |
|
90 |
|
| 91 |
The ADC modules have a standard MLAB construction scheme with four mounting holes in corners aligned in defined raster.
|
91 |
The ADC modules have a standard MLAB construction scheme with four mounting holes in corners aligned in defined raster.
|
| 92 |
|
92 |
|
| 93 |
Data serial data outputs of ADC modules should be connected directly to FPGAs for the basic primary signal processing. The ADC chip used in the modules has a selectable bit width of data output bus and thus the output SATA connectors have signals arranged to contain a single bit from every ADC channel. This creates a signal concept enabling a selection of a proper bus bit-width according to the sampling rate (higher bus bit-width downgrades signalling speed and vice versa.)
|
93 |
Data serial data outputs of ADC modules should be connected directly to FPGAs for the basic primary signal processing. The ADC chip used in the modules has a selectable bit width of data output bus and thus the output SATA connectors have signals arranged to contain a single bit from every ADC channel. This creates a signal concept enabling a selection of a proper bus bit-width according to the sampling rate (higher bus bit-width downgrades signalling speed and vice versa.)
|
| 94 |
|
94 |
|
| 95 |
In order to connect the above mentioned signalling layout, miniSAS to multiple SATA cable should be used.
|
95 |
In order to connect the above mentioned signalling layout, miniSAS to multiple SATA cable should be used.
|
| 96 |
|
96 |
|
| 97 |
A KiCAD design suite had been chosen for PCB layout. However, the version is, despite having integrated CERN Push \& Shove routing capability, slightly unstable as it sometimes crushes due to an exception during routing. On the basis of these stability issues, the design had to be saved quite often. On the other hand, compared to commercially available solutions, such as MentorGraphics PADS or Cadence Orcad, the Open-source KiCAD provides an acceptable option and it easily surpasses a widely used Eagle software.
|
97 |
A KiCAD design suite had been chosen for PCB layout. However, the version is, despite having integrated CERN Push \& Shove routing capability, slightly unstable as it sometimes crushes due to an exception during routing. On the basis of these stability issues, the design had to be saved quite often. On the other hand, compared to commercially available solutions, such as MentorGraphics PADS or Cadence Orcad, the Open-source KiCAD provides an acceptable option and it easily surpasses a widely used Eagle software.
|
| 98 |
|
98 |
|
| 99 |
As a part of work on the thesis, new PCB footprints for FMC, SATA a and miniSAS connectors have been designed and were committed to KiCAD github library repository. They are now publicly available on the official KiCAD repository at GitHub.
|
99 |
As a part of work on the thesis, new PCB footprints for FMC, SATA a and miniSAS connectors have been designed and were committed to KiCAD github library repository. They are now publicly available on the official KiCAD repository at GitHub.
|
| 100 |
|
100 |
|
| 101 |
|
101 |
|
| 102 |
\secc ADC selection
|
102 |
\secc ADC selection
|
| 103 |
|
103 |
|
| 104 |
There exist several ADC signalling formats currently used in communication with FPGA.
|
104 |
There exist several ADC signalling formats currently used in communication with FPGA.
|
| 105 |
|
105 |
|
| 106 |
\begitems
|
106 |
\begitems
|
| 107 |
* DDR LVDS
|
107 |
* DDR LVDS
|
| 108 |
* JEDEC 204B
|
108 |
* JEDEC 204B
|
| 109 |
* JESD204A
|
109 |
* JESD204A
|
| 110 |
* Paralel LVDS
|
110 |
* Paralel LVDS
|
| 111 |
* Serdes
|
111 |
* Serdes
|
| 112 |
* serial LVDS
|
112 |
* serial LVDS
|
| 113 |
\enditems
|
113 |
\enditems
|
| 114 |
|
114 |
|
| 115 |
Because it uses the smallest number of differential pairs, the choice fell on the serial LVDS format. Small number of differential pairs is an important parameter determining the construction complexity and reliability. \url{http://www.ti.com/lit/pdf/snaa110}
|
115 |
Because it uses the smallest number of differential pairs, the choice fell on the serial LVDS format. Small number of differential pairs is an important parameter determining the construction complexity and reliability. \url{http://www.ti.com/lit/pdf/snaa110}
|
| 116 |
|
116 |
|
| 117 |
An ultrasound AFE chip seems to be ideal for this purpose -- the chip has integrated both front-end amplifiers and filters. It has a drawback though - it is incapable of handling differential input signal and has a relatively low dynamic range (as it consists only of 12bit ADC). Because this IO has many ADC channels the scaling is possible only by a factor of 4 receivers (making 8 analogue channels).
|
117 |
An ultrasound AFE chip seems to be ideal for this purpose -- the chip has integrated both front-end amplifiers and filters. It has a drawback though - it is incapable of handling differential input signal and has a relatively low dynamic range (as it consists only of 12bit ADC). Because this IO has many ADC channels the scaling is possible only by a factor of 4 receivers (making 8 analogue channels).
|
| 118 |
|
118 |
|
| 119 |
If we require a separate output for every analogue channel and a 16bit depth we find that there are only a few 2-Channel simultaneous sampling ADCs currently existing which meet these requirements. We have summarised the ADCs in the following table \ref[ADC-type]
|
119 |
If we require a separate output for every analogue channel and a 16bit depth we find that there are only a few 2-Channel simultaneous sampling ADCs currently existing which meet these requirements. We have summarised the ADCs in the following table \ref[ADC-type]
|
| 120 |
|
120 |
|
| 121 |
\midinsert \clabel[ADC-types]{Available ADC types}
|
121 |
\midinsert \clabel[ADC-types]{Available ADC types}
|
| 122 |
\ctable{lrrrrrcc}{
|
122 |
\ctable{lrrrrrcc}{
|
| 123 |
\hfil ADC Type & LTC2271 & LTC2190 & LTC2191 & LTC2192 & LTC2193 & LTC2194 & LTC2195 \cr
|
123 |
\hfil ADC Type & LTC2271 & LTC2190 & LTC2191 & LTC2192 & LTC2193 & LTC2194 & LTC2195 \cr
|
| 124 |
SNR [dB] & 84.1 & 77 & 77 & 77 & 76.8 & 76.8 & 76.8 \cr
|
124 |
SNR [dB] & 84.1 & 77 & 77 & 77 & 76.8 & 76.8 & 76.8 \cr
|
| 125 |
SFDR [dB] & 99 & 90 & 90 & 90 & 90 & 90 & 90 \cr
|
125 |
SFDR [dB] & 99 & 90 & 90 & 90 & 90 & 90 & 90 \cr
|
| 126 |
S/H Bandwidth [MHz] & 200 & \multispan6 550 \cr
|
126 |
S/H Bandwidth [MHz] & 200 & \multispan6 550 \cr
|
| 127 |
Sampling rate [MSPS] & 20 & 25 & 40 & 65 & 80 & 105 & 125 \cr
|
127 |
Sampling rate [MSPS] & 20 & 25 & 40 & 65 & 80 & 105 & 125 \cr
|
| 128 |
Configuration & \multispan7 SPI \cr
|
128 |
Configuration & \multispan7 SPI \cr
|
| 129 |
Package & \multispan7 52-Lead (7mm $×$ 8mm) QFN \cr
|
129 |
Package & \multispan7 52-Lead (7mm $×$ 8mm) QFN \cr
|
| 130 |
}
|
130 |
}
|
| 131 |
\caption/t The summary of available ADC types and theirs characteristics.
|
131 |
\caption/t The summary of available ADC types and theirs characteristics.
|
| 132 |
\endinsert
|
132 |
\endinsert
|
| 133 |
|
133 |
|
| 134 |
All parts in this category are compatible with one board layout. Main differences lay in the sampling frequency and signal to noise ratio, with the slowest having a maximum sampling frequency of 20 MHz. However all of them have a minimal sampling frequency of 5 MSPS and all are configurable over a serial interface (SPI). SPI seems to be a standard interface used in high-end ADC chips made by the largest manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..).
|
134 |
All parts in this category are compatible with one board layout. Main differences lay in the sampling frequency and signal to noise ratio, with the slowest having a maximum sampling frequency of 20 MHz. However all of them have a minimal sampling frequency of 5 MSPS and all are configurable over a serial interface (SPI). SPI seems to be a standard interface used in high-end ADC chips made by the largest manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..).
|
| 135 |
|
135 |
|
| 136 |
\secc ADC modules interface
|
136 |
\secc ADC modules interface
|
| 137 |
|
137 |
|
| 138 |
Both of the ADCdual01A modules were connected to FPGA ML605 board trough FMC2DIFF01A adapter board. The design of this adapter module expects the presence of FMC LPC connector and the board is, at the same time, not compatible with MLAB. It is, on the other hand, designed to meet the VITA 57 standard specifications for boards which support region 1 and region 3. VITA 57 regions are explained in the picture \ref[VITA57-regions].
|
138 |
Both of the ADCdual01A modules were connected to FPGA ML605 board trough FMC2DIFF01A adapter board. The design of this adapter module expects the presence of FMC LPC connector and the board is, at the same time, not compatible with MLAB. It is, on the other hand, designed to meet the VITA 57 standard specifications for boards which support region 1 and region 3. VITA 57 regions are explained in the picture \ref[VITA57-regions].
|
| 139 |
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of this adapter board is included in the appendix.
|
139 |
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of this adapter board is included in the appendix.
|
| 140 |
|
140 |
|
| 141 |
The primary purpose of the PCB is to enable the connection of ADC modules located outside the PC case. (In PC box analog circuits cannot be realised without the use of massive RFI mitigation techniques).
|
141 |
The primary purpose of the PCB is to enable the connection of ADC modules located outside the PC case. (In PC box analog circuits cannot be realised without the use of massive RFI mitigation techniques).
|
| 142 |
Differential signalling connectors should be used for conducting digital signal over relatively long cables. The signal integrity sensitive links (clocks) are equipped with output driver and translator to LVPECL logic for better signal transmission quality.
|
142 |
Differential signalling connectors should be used for conducting digital signal over relatively long cables. The signal integrity sensitive links (clocks) are equipped with output driver and translator to LVPECL logic for better signal transmission quality.
|
| 143 |
|
143 |
|
| 144 |
\midinsert
|
144 |
\midinsert
|
| 145 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
145 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
| 146 |
\caption/f FPGA ML605 development board.
|
146 |
\caption/f FPGA ML605 development board.
|
| 147 |
\endinsert
|
147 |
\endinsert
|
| 148 |
|
148 |
|
| 149 |
\midinsert
|
149 |
\midinsert
|
| 150 |
\clabel[VITA57-regions]{VITA57 board geometry}
|
150 |
\clabel[VITA57-regions]{VITA57 board geometry}
|
| 151 |
\picw=10cm \cinspic ./img/VITA57_regions.png
|
151 |
\picw=10cm \cinspic ./img/VITA57_regions.png
|
| 152 |
\caption/f Definition of VITA57 regions.
|
152 |
\caption/f Definition of VITA57 regions.
|
| 153 |
\endinsert
|
153 |
\endinsert
|
| 154 |
|
154 |
|
| 155 |
Several SATA connectors and two miniSAS connectors are populated on this board. This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter.
|
155 |
Several SATA connectors and two miniSAS connectors are populated on this board. This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter.
|
| 156 |
|
156 |
|
| 157 |
Signal configuration used in our trial design is described in the following tables.
|
157 |
Differential pairs routed on PCB are not matched for lenghts. Althought inter differential pairs
|
| - |
|
158 |
|
| 158 |
|
159 |
|
| 159 |
|
160 |
|
| - |
|
161 |
Signal configuration used in our trial design is described in the following tables.
|
| - |
|
162 |
|
| 160 |
\secc Output data format
|
163 |
\secc Output data format
|
| 161 |
|
164 |
|
| 162 |
\midinsert
|
165 |
\midinsert
|
| 163 |
\ctable {clllllllll}{
|
166 |
\ctable {clllllllll}{
|
| 164 |
\hfil
|
167 |
\hfil
|
| 165 |
& \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
|
168 |
& \multispan9 \hfil 160bit packet \hfil \crl \tskip4pt
|
| 166 |
Data name & FRAME & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2 \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil \cr
|
169 |
Data name & FRAME & \multispan2 \hfil ADC1 CH1 \hfil & \multispan2 \hfil ADC1 CH2 \hfil & \multispan2 \hfil ADC2 CH1 \hfil & \multispan2 \hfil ADC2 CH2 \hfil \cr
|
| 167 |
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
|
170 |
Data type & uint32 & int16 & int16 & int16 & int16 & int16 & int16 & int16 & int16 \cr
|
| 168 |
Content & saw signal & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ \cr
|
171 |
Content & saw signal & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ & $t1$ & $t_{1+1}$ \cr
|
| 169 |
}
|
172 |
}
|
| 170 |
\caption/t System device "/dev/xillybus_data2_r" data format
|
173 |
\caption/t System device "/dev/xillybus_data2_r" data format
|
| 171 |
\endinsert
|
174 |
\endinsert
|
| 172 |
|
175 |
|
| 173 |
\sec Achieved parameters
|
176 |
\sec Achieved parameters
|
| 174 |
|
177 |
|
| 175 |
\secc Data reading and recording
|
178 |
\secc Data reading and recording
|
| 176 |
|
179 |
|
| 177 |
We use Gnuradio software to read the data stream from the ADC drive. Gnuradio suite consist of gnuradio-companion which is a graphical tool for creating signal-flow graphs and generating flow-graph source code. This tool was used to create a basic RAW data grabber to record and interactively view the data stream output from ADC modules.
|
180 |
We use Gnuradio software to read the data stream from the ADC drive. Gnuradio suite consist of gnuradio-companion which is a graphical tool for creating signal-flow graphs and generating flow-graph source code. This tool was used to create a basic RAW data grabber to record and interactively view the data stream output from ADC modules.
|
| 178 |
|
181 |
|
| 179 |
\midinsert
|
182 |
\midinsert
|
| 180 |
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
|
183 |
\picw=15cm \cinspic ./img/screenshots/Grabber.grc.png
|
| 181 |
\caption/f An ADC recorder flow graph created in gnuradio-companion.
|
184 |
\caption/f An ADC recorder flow graph created in gnuradio-companion.
|
| 182 |
\endinsert
|
185 |
\endinsert
|
| 183 |
|
186 |
|
| 184 |
\midinsert
|
187 |
\midinsert
|
| 185 |
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
|
188 |
\picw=15cm \cinspic ./img/screenshots/Grabber_running.png
|
| 186 |
\caption/f User interface window of a running ADC grabber.
|
189 |
\caption/f User interface window of a running ADC grabber.
|
| 187 |
\endinsert
|
190 |
\endinsert
|
| 188 |
|
191 |
|
| 189 |
Interactive grabber viewer user interface shows live oscilloscope-like time-value display for all data channels and live time-frequency scrolling display (a waterfall view) for displaying the frequency components of the grabbed signal.
|
192 |
Interactive grabber viewer user interface shows live oscilloscope-like time-value display for all data channels and live time-frequency scrolling display (a waterfall view) for displaying the frequency components of the grabbed signal.
|
| 190 |
|
193 |
|
| 191 |
\secc ADC module parameters
|
194 |
\secc ADC module parameters
|
| 192 |
|
195 |
|
| 193 |
Two pieces of ADC modules were completed and tested. The first piece, labeled ADC1, has LTC21190
|
196 |
Two pieces of ADC modules were completed and tested. The first piece, labeled ADC1, has LTC21190
|
| 194 |
ADC chip populated with LT6600-5 front-end operational amplifier. It also has a 1kOhm resistors populated on inputs which gives it an ability of an internal attenuation of input signal. The value of this attenuation $A$ is described by the following formula
|
197 |
ADC chip populated with LT6600-5 front-end operational amplifier. It also has a 1kOhm resistors populated on inputs which gives it an ability of an internal attenuation of input signal. The value of this attenuation $A$ is described by the following formula
|
| 195 |
|
198 |
|
| 196 |
|
199 |
|
| 197 |
\midinsert
|
200 |
\midinsert
|
| 198 |
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
|
201 |
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
|
| 199 |
\caption/f Sine signal sampled by ADC1 module with LTC21190 and LT6600-5 devices.
|
202 |
\caption/f Sine signal sampled by ADC1 module with LTC21190 and LT6600-5 devices.
|
| 200 |
\endinsert
|
203 |
\endinsert
|
| 201 |
|
204 |
|
| 202 |
|
205 |
|
| 203 |
ADC1 CH1 maximal input 705.7 mV
|
206 |
ADC1 CH1 maximal input 705.7 mV
|
| 204 |
|
207 |
|
| 205 |
|
208 |
|
| 206 |
|
209 |
|
| 207 |
$$
|
210 |
$$
|
| 208 |
A = {1580 \times R_1 \over R_1 + R_2}
|
211 |
A = {1580 \times R_1 \over R_1 + R_2}
|
| 209 |
$$
|
212 |
$$
|
| 210 |
|
213 |
|
| 211 |
Where is
|
214 |
Where is
|
| 212 |
\begitems
|
215 |
\begitems
|
| 213 |
* $A$ - Gain of input aplifier.
|
216 |
* $A$ - Gain of input aplifier.
|
| 214 |
* $R_1$ - Output impedance of signal source (usually 50 Ohm).
|
217 |
* $R_1$ - Output impedance of signal source (usually 50 Ohm).
|
| 215 |
* $R_2$ - Value of serial resitors at operational apmlifier inputs.
|
218 |
* $R_2$ - Value of serial resitors at operational apmlifier inputs.
|
| 216 |
\enditems
|
219 |
\enditems
|
| 217 |
|
220 |
|
| 218 |
|
221 |
|
| 219 |
\midinsert
|
222 |
\midinsert
|
| 220 |
\picw=15cm \cinspic ./img/screenshots/ADC2_CH1_FFT.png
|
223 |
\picw=15cm \cinspic ./img/screenshots/ADC2_CH1_FFT.png
|
| 221 |
\caption/f Sine signal sampled by ADC2 module with LTC2271 and LT6600-2.5 devices.
|
224 |
\caption/f Sine signal sampled by ADC2 module with LTC2271 and LT6600-2.5 devices.
|
| 222 |
\endinsert
|
225 |
\endinsert
|
| 223 |
|
226 |
|
| 224 |
1k
|
227 |
1k
|
| 225 |
|
228 |
|
| 226 |
ADC2 CH1 maximal input 380 mV
|
229 |
ADC2 CH1 maximal input 380 mV
|
| 227 |
|
230 |
|
| 228 |
|
231 |
|
| 229 |
$$
|
232 |
$$
|
| 230 |
A = {806 \times R_1 \over R_1 + R_2}
|
233 |
A = {806 \times R_1 \over R_1 + R_2}
|
| 231 |
$$
|
234 |
$$
|
| 232 |
|
235 |
|
| 233 |
Where is
|
236 |
Where is
|
| 234 |
\begitems
|
237 |
\begitems
|
| 235 |
* $A$ - Gain of input aplifier.
|
238 |
* $A$ - Gain of input aplifier.
|
| 236 |
* $R_1$ - Output impedance of signal source (usually 50 Ohm).
|
239 |
* $R_1$ - Output impedance of signal source (usually 50 Ohm).
|
| 237 |
* $R_2$ - Value of serial resitors at operational apmlifier inputs.
|
240 |
* $R_2$ - Value of serial resitors at operational apmlifier inputs.
|
| 238 |
\enditems
|
241 |
\enditems
|
| 239 |
|
242 |
|
| 240 |
Both images confirms that ADC modules have input dynamical range 80 dB at least.
|
243 |
Both images confirms that ADC modules have input dynamical range 80 dB at least.
|
| 241 |
|
244 |
|
| 242 |
|
245 |
|
| - |
|
246 |
|
| - |
|
247 |
ADCdual01A module has several digital data output formats
|
| - |
|
248 |
\begitems
|
| - |
|
249 |
* 1-lane mode
|
| - |
|
250 |
\enditems
|
| - |
|
251 |
|
| - |
|
252 |
All of these modes are supported by module design. For discused data aquisition system the 1-lane mode was selected. 1-lane mode allows minimal number of diff pais between ADCdual01A and FPGA.
|
| - |
|
253 |
|
| - |
|
254 |
ADCdual01A parameters can be set either by jupmper setup (refered as parallel pragramming in device's datasheet) or by SPI interface. SPI interface has been selected for our system, because papralel programming lacks of option of test pattern output setup.
|
| - |
|
255 |
|
| 243 |
\chap Example of usage
|
256 |
\chap Example of usage
|
| 244 |
|
257 |
|
| 245 |
%\sec Simple polarimeter station
|
258 |
%\sec Simple polarimeter station
|
| 246 |
|
259 |
|
| 247 |
\sec Basic interferometer station
|
260 |
\sec Basic interferometer station
|
| 248 |
|
261 |
|
| 249 |
For system evaluation basic interferometry station was constructed.
|
262 |
For system evaluation basic interferometry station was constructed.
|
| 250 |
|
263 |
|
| 251 |
\midinsert
|
264 |
\midinsert
|
| 252 |
\clabel[meteor-reflection]{Meteor reflection}
|
265 |
\clabel[meteor-reflection]{Meteor reflection}
|
| 253 |
\picw=10cm \cinspic ./img/screenshots/observed_meteor.png
|
266 |
\picw=10cm \cinspic ./img/screenshots/observed_meteor.png
|
| 254 |
\caption/f Meteor reflection received by evaluation setup.
|
267 |
\caption/f Meteor reflection received by evaluation setup.
|
| 255 |
\endinsert
|
268 |
\endinsert
|
| 256 |
|
269 |
|
| 257 |
\midinsert
|
270 |
\midinsert
|
| 258 |
\clabel[phase-phase-difference]{Phase difference}
|
271 |
\clabel[phase-phase-difference]{Phase difference}
|
| 259 |
\picw=10cm \cinspic ./img/screenshots/phase_difference.png
|
272 |
\picw=10cm \cinspic ./img/screenshots/phase_difference.png
|
| 260 |
\caption/f Demonstration of phase difference between antennas.
|
273 |
\caption/f Demonstration of phase difference between antennas.
|
| 261 |
\endinsert
|
274 |
\endinsert
|
| 262 |
|
275 |
|
| 263 |
|
276 |
|
| 264 |
\midinsert
|
277 |
\midinsert
|
| 265 |
\clabel[block-schematic]{Receiver block schematic}
|
278 |
\clabel[block-schematic]{Receiver block schematic}
|
| 266 |
\picw=10cm \cinspic ./img/Coherent_UHF_SDR_receiver.png
|
279 |
\picw=10cm \cinspic ./img/Coherent_UHF_SDR_receiver.png
|
| 267 |
\caption/f Complete receiver block schematic of dual antenna interferometric station.
|
280 |
\caption/f Complete receiver block schematic of dual antenna interferometric station.
|
| 268 |
\endinsert
|
281 |
\endinsert
|
| 269 |
|
282 |
|
| 270 |
|
283 |
|
| 271 |
%\sec Simple passive Doppler radar
|
284 |
%\sec Simple passive Doppler radar
|
| 272 |
|
285 |
|
| 273 |
\chap Proposed final system
|
286 |
\chap Proposed final system
|
| 274 |
|
287 |
|
| 275 |
Construction of a final system which is supposed to be employed for real radioastronomy observations will be described. This chapter is mainly a theoretical analysis of data handling systems. Realisation of these ideas might be possible as a part of our future development after we fully evaluate and test the current trial design.
|
288 |
Construction of a final system which is supposed to be employed for real radioastronomy observations will be described. This chapter is mainly a theoretical analysis of data handling systems. Realisation of these ideas might be possible as a part of our future development after we fully evaluate and test the current trial design.
|
| 276 |
|
289 |
|
| 277 |
\sec Custom design of FPGA board
|
290 |
\sec Custom design of FPGA board
|
| 278 |
|
291 |
|
| 279 |
In the beginning of the project, a custom design of FPGA interface board had been considered. This FPGA board should include PCI express interface and should sell at lower price than trial design. It should be compatible with MLAB which is further backward compatible with the existing or improved design of ADC modules. For a connection of this board to another adapter board with PCIe we expect a use of a host interface.
|
292 |
In the beginning of the project, a custom design of FPGA interface board had been considered. This FPGA board should include PCI express interface and should sell at lower price than trial design. It should be compatible with MLAB which is further backward compatible with the existing or improved design of ADC modules. For a connection of this board to another adapter board with PCIe we expect a use of a host interface.
|
| 280 |
Thunderbolt technology standard was expected to be used in this PC to PCIe -> FPGA module. Thunderbolt chips are currently available on the market for reasonable prices. However, a problem lies in the accessibility to their specifications, as they are only available for licensed users and Intel has a mass market oriented licensing policy, that makes this technology inaccessible for low quantity production. As a consequence, an external PCI Express cabling and expansion slots should be considered as a better solution.
|
293 |
Thunderbolt technology standard was expected to be used in this PC to PCIe -> FPGA module. Thunderbolt chips are currently available on the market for reasonable prices. However, a problem lies in the accessibility to their specifications, as they are only available for licensed users and Intel has a mass market oriented licensing policy, that makes this technology inaccessible for low quantity production. As a consequence, an external PCI Express cabling and expansion slots should be considered as a better solution.
|
| 281 |
|
294 |
|
| 282 |
However, these systems and cables are still very expensive. Take (http://www.opalkelly.com/products/xem6110/) as an example, with its price tag reaching 995 USD at time of writing of thesis.
|
295 |
However, these systems and cables are still very expensive. Take (http://www.opalkelly.com/products/xem6110/) as an example, with its price tag reaching 995 USD at time of writing of thesis.
|
| 283 |
Therefore, a better solution probably needs to be found.
|
296 |
Therefore, a better solution probably needs to be found.
|
| 284 |
|
297 |
|
| 285 |
\sec Parralella board computer
|
298 |
\sec Parralella board computer
|
| 286 |
|
299 |
|
| 287 |
%Parallella is gon
|
300 |
%Parallella is gon
|
| 288 |
|
301 |
|
| 289 |
\sec GPU based computational system
|
302 |
\sec GPU based computational system
|
| 290 |
|
303 |
|
| 291 |
A new GPU development board NVIDIA K1, shown in the following picture \ref[img-NVIDIA-K1], has recently been released. These boards are intended to be used in fields including computer vision, robotics, medicine, security or automotive industry. They have ideal parameters for signal processing for a relatively low price of 192 USD. Unfortunately, they are currently only in pre-order release stage (in April 2014).
|
304 |
A new GPU development board NVIDIA K1, shown in the following picture \ref[img-NVIDIA-K1], has recently been released. These boards are intended to be used in fields including computer vision, robotics, medicine, security or automotive industry. They have ideal parameters for signal processing for a relatively low price of 192 USD. Unfortunately, they are currently only in pre-order release stage (in April 2014).
|
| 292 |
|
305 |
|
| 293 |
\midinsert
|
306 |
\midinsert
|
| 294 |
\clabel[img-NVIDIA-K1]{NVIDIA Jetson TK1 Development Kit}
|
307 |
\clabel[img-NVIDIA-K1]{NVIDIA Jetson TK1 Development Kit}
|
| 295 |
\picw=15cm \cinspic ./img/Jetson_TK1_575px.jpg
|
308 |
\picw=15cm \cinspic ./img/Jetson_TK1_575px.jpg
|
| 296 |
\caption/f The NVIDIA Jetson TK1 Development Kit \url{https://developer.nvidia.com/jetson-tk1}.
|
309 |
\caption/f The NVIDIA Jetson TK1 Development Kit \url{https://developer.nvidia.com/jetson-tk1}.
|
| 297 |
\endinsert
|
310 |
\endinsert
|
| 298 |
|
311 |
|