| Line 181... |
Line 181... |
| 181 |
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of designed adapter board is included in the appendix.
|
181 |
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of designed adapter board is included in the appendix.
|
| 182 |
|
182 |
|
| 183 |
The primary purpose of the PCB is to enable the connection of ADC modules located outside the PC case. (In PC box analog circuits cannot be realized without the use of massive RFI mitigation techniques).
|
183 |
The primary purpose of the PCB is to enable the connection of ADC modules located outside the PC case. (In PC box analog circuits cannot be realized without the use of massive RFI mitigation techniques).
|
| 184 |
Differential signaling connectors should be used for conducting digital signal over relatively long cables. The signal integrity sensitive links (clocks) are equipped with output driver and translator to LVPECL logic for better signal transmission quality.
|
184 |
Differential signaling connectors should be used for conducting digital signal over relatively long cables. The signal integrity sensitive links (clocks) are equipped with output driver and translator to LVPECL logic for better signal transmission quality.
|
| 185 |
|
185 |
|
| - |
|
186 |
LVPECL level signal connectors on FMC2DIFF01A board are dedicated for clock signals. We selected the SY55855V and SY55857L dual translators. Dual configuration in useful due to fact that SATA cable contains two differential pairs.
|
| - |
|
187 |
|
| - |
|
188 |
The SY55855V is a fully differential, CML/PECL/LVPECL-to-LVDS translator. It achieves LVDS signaling up to 1.5Gbps, depending on the distance and the characteristics of the media and noise coupling sources.
|
| - |
|
189 |
LVDS is intended to drive 50 $\Omega$ impedance transmission
|
| - |
|
190 |
line media such as PCB traces, backplanes, or cables. SY55855V inputs can be terminated with a single resistor between the true and the complement pins of a given input \cite[SY55855V-chip].
|
| - |
|
191 |
|
| - |
|
192 |
The SY55857L is a fully differential, high-speed dual translator optimized to accept any logic standard from single-ended TTL/CMOS to differential LVDS, HSTL, or CML and translate it to LVPECL. Translation is guaranteed for speeds up to 2.5Gbps (2.5GHz toggle frequency). The SY55857L does not internally terminate its inputs, as different interfacing standards have different termination requirements.
|
| - |
|
193 |
|
| - |
|
194 |
|
| - |
|
195 |
|
| 186 |
\midinsert
|
196 |
\midinsert
|
| 187 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
197 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
| 188 |
\caption/f FPGA ML605 development board.
|
198 |
\caption/f FPGA ML605 development board.
|
| 189 |
\endinsert
|
199 |
\endinsert
|
| 190 |
|
200 |
|