Subversion Repositories svnkaklik

Rev

Rev 1159 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log

Rev 1159 Rev 1160
Line 1... Line 1...
1
\chap Results obtained in the trial version
1
\chap Results obtained in the trial version
2
 
2
 
3
The trial version construction was tested for proper handling of sampling rates in the range of 5 MSPS to 15 MSPS, but it should work even above this limit. The system works on i7 8 cores computer with Ubuntu 12.04 LTS operating system. Data recording of input signal is impossible above the sampling rates of around 7 MSPS due to bottleneck at HDD speed limits, but it should be resolved by the use of SSD disk drive. However, such design has not been tested in our setup.
3
The trial version construction was tested for proper handling of sampling rates in the range of 5 MSPS to 15 MSPS, but it should work even above this limit. The system works on i7 8 cores computer with Ubuntu 12.04 LTS operating system. Data recording of input signal is impossible above the sampling rates of around 7 MSPS due to the bottleneck at HDD speed limits, but it should be resolved by the use of SSD disk drive. However, such design has not been tested in our setup.
4
 
4
 
5
\sec Measured parameters
5
\sec Measured parameters
6
 
6
 
7
Two prototypes of ADC modules were assembled and tested. The first prototype, labeled ADC1, has LTC2190 ADC chip populated with LT6600-5 front-end operational amplifier. It also has a 1kOhm resistors populated on inputs which give it an ability of an internal attenuation of the input signal. The value of this attenuation $A$ is calculated by
7
Two prototypes of ADC modules were assembled and tested. The first prototype, labeled ADC1, has LTC2190 ADC chip populated with LT6600-5 front-end operational amplifier. It has also a 1~kOhm resistors on inputs which give it an ability of the internal attenuation of the input signal. The value of this attenuation $A$ is calculated as
8
 
8
 
9
\label[ADC1-gain]
9
\label[ADC1-gain]
10
$$
10
$$
11
A = {806  R_1 \over R_1 + R_2}\,, \eqmark
11
A = {806 \; R_1 \over R_1 + R_2}\,, \eqmark
12
$$
12
$$
13
%
13
%
14
where 
14
where
15
\begitems
15
\begitems
16
  * $A$ -  Gain of an input amplifier,
16
  * $A$ -  Gain of the input amplifier,
17
  * $R_1$ - Output impedance of signal source (usually 50 $\Omega$),
17
  * $R_1$ - Output impedance of the signal source (usually 50 $\Omega$),
18
  * $R_2$ - Value of serial resistors at operational amplifier inputs.
18
  * $R_2$ - Value of serial resistors at operational amplifier inputs.
19
\enditems
19
\enditems
20
 
20
 
21
We have $R_2 = 1000\, \Omega$ and $R_1 = 50\, \Omega$ which imply that $A = 0.815$. This value of A was further confirmed by the measurement.
21
We have $R_2 = 1000\, \Omega$ and $R_1 = 50\, \Omega$ which implies that $A = 0.815$. This value of A was also confirmed by the measurement.
22
In our measurement setup we have H1012 Ethernet transformer connected to inputs of ADC. We have used this transformer for signal symetrization from BNC connector at Agilent 33220A signal generator, see Figure~\ref[balun-circuit].
22
In our measurement setup, we have H1012 Ethernet transformer connected to inputs of ADC. We have used this transformer for signal symetrization from BNC connector at Agilent 33220A signal generator, see Figure~\ref[balun-circuit].
23
 
23
 
24
\midinsert
24
\midinsert
25
\clabel[balun-circuit]{Balun transformer circuit}
25
\clabel[balun-circuit]{Balun transformer circuit}
26
\picw=7cm \hbox{\inspic ./img/SMA2SATA.pdf  \picw=8cm \inspic ./img/SMA2SATA_nest1.JPG }
26
\picw=7cm \hbox{\inspic ./img/SMA2SATA.pdf  \picw=8cm \inspic ./img/SMA2SATA_nest1.JPG }
27
\caption/f Simplified balun transformer circuit diagram (left) and balun transformer constructed from H1012 transformer salvaged from an old Ethernet card (right).
27
\caption/f Simplified balun transformer circuit diagram (left) and balun transformer constructed from H1012 transformer salvaged from an old Ethernet card (right).
28
\endinsert
28
\endinsert
29
 
29
 
30
The signal generator Agilent 33220A which we used, does not have optimal parameters for this type of dynamic range measurement. Signal distortion and spurious levels are only -70 dBc according to Agilent datasheet \cite[33220A-generator]. We have managed to measure an ADC saturation voltage of 706 mV (generator output) with this setup. The main result of our measurement, seen as a FFT plot shown in Figure~\ref[ADC1-FFT], confirms $>$80 dB dynamic range at ADC module input.
30
The signal generator Agilent 33220A, which we used, does not have optimal parameters for this type of dynamic range measurement. The signal distortion and spurious levels are only -70 dBc according to Agilent datasheet \cite[33220A-generator]. We have managed to measure ADC saturation voltage of 706 mV (generator output) with this setup. The main result of our measurement, seen as a FFT plot shown in Figure~\ref[ADC1-FFT], confirms the dynamic range  $>$80 dB at ADC module input.
31
 
31
 
32
\midinsert
32
\midinsert
33
\clabel[ADC1-FFT]{ADC1 sine test FFT}
33
\clabel[ADC1-FFT]{ADC1 sine test FFT}
34
\picw=15cm \cinspic ./img/screenshots/ADC1_CH1_FFT.png
34
\picw=15cm \cinspic ./img/screenshots/ADC1_CH1_FFT.png
35
\caption/f Sine signal sampled by ADC1 module with LTC2190 and LT6600-5 devices.
35
\caption/f Sine signal sampled by ADC1 module with LTC2190 and LT6600-5 devices.
36
\endinsert
36
\endinsert
37
 
37
 
38
 
38
 
39
Similar test was performed at ADC2 module. For ADC2 we have to use formula with a different constant 
39
Similar test was performed with ADC2 module. For ADC2 we have to use formula with a different constant
40
 
40
 
41
\label[ADC2-gain]
41
\label[ADC2-gain]
42
$$
42
$$
43
A = {1580  R_1 \over R_1 + R_2}\,.  \eqmark
43
A = {1580  R_1 \over R_1 + R_2}\,.  \eqmark
44
$$ 
44
$$
45
%
45
%
46
The ADC2 module has LT6600-2.5 amplifiers populated on it with a gain equal to $A = 2.457$ and uses the same $R_2$ resistors. We measured saturation voltage of 380 mV (generator output) at channel 1 on this ADC. It is well within the parameter tolerances of the used setup. Again, FFT plot shown in Figure~\ref[ADC2-FFT] confirms  $>$ 80 dB dynamic range.
46
The ADC2 module has LT6600-2.5 amplifiers populated on it with a gain equal to $A = 2.457$ and uses the same $R_2$ resistors. We measured the saturation voltage of 380 mV (generator output) at the channel 1 on this ADC. It is well within the parameter tolerances of the used setup. Again, FFT plot shown in Figure~\ref[ADC2-FFT] confirms the dynamic range $>$ 80 dB.
47
 
47
 
48
 
48
 
49
\midinsert
49
\midinsert
50
\clabel[ADC2-FFT]{ADC2 sine test FFT}
50
\clabel[ADC2-FFT]{ADC2 sine test FFT}
51
\picw=15cm \cinspic ./img/screenshots/ADC2_CH1_FFT.png
51
\picw=15cm \cinspic ./img/screenshots/ADC2_CH1_FFT.png
52
\caption/f Sine signal sampled by ADC2 module with LTC2271 and LT6600-2.5 devices.
52
\caption/f Sine signal sampled by ADC2 module with LTC2271 and LT6600-2.5 devices.
53
\endinsert
53
\endinsert
54
 
54
 
55
\sec Example of usage
55
\sec Example of usage
56
 
56
 
57
At current state the constructed radioastronomy digitization unit paired with SDRX01B receiver module could be used in several experiments. We describe overall ideas of these experiments and show preliminary results in cases where we obtain the data.  
57
At current state, the constructed radioastronomy digitization unit paired with SDRX01B receiver module could be used in several experiments. We describe overall ideas of these experiments and show preliminary results in cases where we obtain the data.
58
 
58
 
59
\secc Simple polarimeter station
59
\secc Simple polarimeter station
60
 
60
 
61
If we use two antennas with different linear polarization (Crossed Yagi antennas for example), we should determine polarization state of received signal. Such kind of measurement is useful if we need an additional information about reflection to distinguish between targets. This configuration needs more complicated antenna configuration and we had no experience with this type of observation, so we have not implemented this experiment. However, this is exactly the scenario the system is designed for.
61
If we use two antennas with different linear polarization (Crossed Yagi antennas for example), we should determine the polarization state of the received signal. Such kind of measurement is useful if we need an additional information about the reflection to distinguish between targets. This configuration needs a more complicated antenna configuration. We had no experience with this type of observation, so we did not implement this experiment. However, this is exactly the scenario the system is designed for.
62
 
62
 
63
\secc Basic interferometric station
63
\secc Basic interferometric station
64
 
64
 
65
Interferometry station was chosen to serve as the most basic experimental setup. We connected the new data acquisition system to two SDRX01B receivers. Block schematics of the setup used is shown in the Figure~\ref[block-schematic]. Two ground-plane antennae were used and mounted outside the balcony at CTU building at location 50$^\circ$ 4' 36.102'' N,  14$^\circ$ 25' 4.170'' E.
65
The interferometry station was chosen to serve as the most basic experimental setup. We connected the new data acquisition system to two SDRX01B receivers. The schematic diagram of the setup used is shown in Figure~\ref[block-schematic]. Two ground-plane antennas were used and mounted outside the balcony of the CTU building at the location 50$^\circ$ 4' 36.102'' N,  14$^\circ$ 25' 4.170'' E.
66
Antennae were equipped with LNA01A amplifiers. All coaxial cables had the same length of 5 meters. Antennae were isolated by common mode ferrite bead mounted on cable to minimise the signal coupling between antennas. Evaluation system consisted of SDGPSDO local oscillator subsystem used to tune the local oscillator frequency.
66
Antennas were equipped with LNA01A amplifiers. All coaxial cables had the same length of 5 meters. Antennas were isolated by the common mode ferrite bead mounted on the cable to minimise the signal coupling between antennas. The evaluation system consisted of SDGPSDO local oscillator subsystem used to tune the local oscillator frequency.
67
 
67
 
68
\midinsert
68
\midinsert
69
\clabel[block-schematic]{Receiver block schematic}
69
\clabel[block-schematic]{Receiver block schematic}
70
\picw=\pdfpagewidth \setbox0=\hbox{\inspic ./img/Basic_interferometer.png }
70
\picw=\pdfpagewidth \setbox0=\hbox{\inspic ./img/Basic_interferometer.png }
71
\par\nobreak \vskip\wd0 \vskip-\ht0
71
\par\nobreak \vskip\wd0 \vskip-\ht0
72
\centerline {\kern\ht0 \pdfsave\pdfrotate{90}\rlap{\box0}\pdfrestore}
72
\centerline {\kern\ht0 \pdfsave\pdfrotate{90}\rlap{\box0}\pdfrestore}
73
\caption/f Complete receiver block schematic of dual antenna interferometric station.
73
\caption/f The complete receiver block schematic diagram of the dual antenna interferometric station.
74
\endinsert
74
\endinsert
75
 
75
 
76
Despite of the schematic diagram proposed at beginning of system description \ref[expected-block-schematic].
-
 
77
We have used two separate oscillators -- one oscillator drives ENC signal to ADCs still through FPGA based divider and the other one drives it to SDRX01B mixer.
76
Despite of the schematic diagram proposed at beginning of system description~ \ref[expected-block-schematic], we have used two separate oscillators. One oscillator drives ENC signal to ADCs still through FPGA based divider and the second oscilator drives it to SDRX01B mixer.
-
 
77
 
78
The reason for this modification was an attempt to simplify the frequency tuning during the experiment. A single oscillator may be used only with a proper setting of FPGA divider and this divider may be modified only by recompilation of FPGA code and loading/flashing a new FPGA design. Due to fact that the FPGA is connected to PCI express and kernel drivers with hardware must be reinitialized, reboot of PC is required every time a FPGA design is changed. Instead of this complicated procedure, we set the FPGA divider to a constant division factor of 30 and used another district oscillator for ADCdual01 sampling modules and for SDRX01B receiver.
78
The reason for this modification was an attempt to simplify the frequency tuning during the experiment. A single oscillator may be used only with a proper setting of FPGA divider. This divider may be modified only by the recompilation of FPGA code and loading/flashing a new FPGA design. Due to fact that the FPGA is connected to PCI express and kernel drivers with hardware must be reinitialized, the reboot of PC is required every time a FPGA design is changed. Instead of this complicated procedure, we set the FPGA divider to a constant division factor of 30 and used another district oscillator for ADCdual01 sampling modules and for SDRX01B receiver.
79
We have used ACOUNT02A MLAB instrument for frequency checking of correct setup on both local oscillators.
79
We have used ACOUNT02A MLAB instrument for frequency checking of the correct setup on both local oscillators.
80
 
80
 
81
\midinsert
81
\midinsert
82
\clabel[phase-difference]{Phase difference}
82
\clabel[phase-difference]{Phase difference}
83
\picw=15cm \cinspic ./img/screenshots/phase_difference.png
83
\picw=15cm \cinspic ./img/screenshots/phase_difference.png
84
\caption/f Demonstration of phase difference between antennae.
84
\caption/f Demonstration of the phase difference between antennas.
85
\endinsert
85
\endinsert
86
 
86
 
87
For the simplest demonstration of phase difference between antennae, we have analysed part of the signal by complex conjugate multiplication between channels. Results of this analysis can be seen in the following picture \ref[phase-difference]. Points of the selected part of the signal create a clear vector, which illustrates the presence of the constant phase difference determined by RF source direction.
87
For the simplest demonstration of the phase difference between antennas, we have analyzed part of the signal by the complex conjugate multiplication between channels. Results of this analysis can be seen in the following picture, see Figure~\ref[phase-difference]. Points of the selected part of the signal create a clear vector, which illustrates the presence of the constant phase difference determined by RF source direction.
88
 
88
 
89
\secc Simple passive Doppler radar
89
\secc Simple passive Doppler radar
90
 
90
 
91
If we use an existing transmitter with known carrier frequency and proper antenna,  we can detect flying object as signals surrounding the transmitter carrier frequency. We planned this experiment with the same station configuration as was described in section \ref[expected-block-schematic]. The ISS \glos{ISS}{International Space Station} as object and GRAVES radar transmitter were selected as adequate testing objects (We know ISS reflections from previous experiments). This experiment could be realised by previously described interferometer station,  but unfortunately we missed the suitable orbit pass due to technical lacks with station configuration.
91
If we use the existing transmitter with the known carrier frequency and a proper antenna, we can detect a flying object as signals surrounding the transmitter carrier frequency. We planned this experiment with the same station configuration as was described in Section~\ref[expected-block-schematic]. The International Space Station (ISS\glos{ISS}{International Space Station}) as the object and GRAVES radar transmitter were selected as adequate testing objects. (We know ISS reflections from previous experiments). This experiment could be realized by the interferometer station described previously. However, we missed unfortunately the suitable orbit pass due to technical lacks with station configuration.
92
 
92
 
93
\secc Meteor detection station
93
\secc Meteor detection station
94
 
94
 
95
The same observational station configuration should be used for meteor detection system \cite[mlab-rmds]. We used the GRAVES radar as suitable signal source and monitored its carrier frequency. GRAVES radar is located in France therefore we could not see its direct carrier signal, but meteors reflect it signal and as consequence we could easily detect meteor presence as reflection appearance. One meteor detected by this method is shown in picture \ref[meteor-reflection].
95
The same observational station configuration should be used for the meteor detection system~\cite[mlab-rmds]. We used the GRAVES radar as a suitable signal source and we monitored its carrier frequency. GRAVES radar is located in France therefore we could not see its direct carrier signal, but meteors reflect it signal.  As the consequence, we could easily detect the meteor presence as the reflection appearance. One meteor detected by this method is shown in Figure~\ref[meteor-reflection].
96
 
96
 
97
\midinsert
97
\midinsert
98
\clabel[meteor-reflection]{Meteor reflection}
98
\clabel[meteor-reflection]{Meteor reflection}
99
\picw=13cm \cinspic ./img/screenshots/observed_meteor.png
99
\picw=13cm \cinspic ./img/screenshots/observed_meteor.png
100
\caption/f Meteor reflection (the red spot in centre of image) received by an evaluation design.
100
\caption/f Meteor reflection (the red spot in centre of image) received by an evaluation design.
101
\endinsert
101
\endinsert
102
 
102
 
103
 
103
 
104
\chap Proposition of the final system
104
\chap Proposition of the final system
105
 
105
 
106
The construction of the final system, that is supposed to be employed for real radioastronomy observations is described in this chapter. It is mainly a theoretical analysis of the data handling systems. Realization of the described ideas might be possible as a part of our future development after we fully evaluate and test the current trial design.
106
The construction of the final system, which is supposed to be employed for real radioastronomy observations, is described in this chapter. It deals mainly with the theoretical analysis of the data handling systems. The implementation of the described ideas might be possible as part of our future development after we fully evaluate and test the current trial design.
107
 
107
 
108
The system requires proper handling of huge amounts of data and either huge and fast storage capacity is needed to store the captured signal data, or enormous computational power is required for online data processing and filtering. Several hardware approaches currently exist and are in use for data processing problem handling. Either powerful multi gigahertz CPUs, GPUs, FPGAs, or specially  constructed ASICs are used for this task.
108
The system requires proper handling of huge amounts of data. Either a huge and fast storage capacity is needed to store the captured signal data, or an enormous computational power is required for the online data processing and filtering. Several hardware approaches currently exist and are in use for the data processing problem handling. Either powerful multi gigahertz CPUs, GPUs, FPGAs, or specially  constructed ASICs are used for this task.
109
 
109
 
110
\sec Custom design of FPGA board
110
\sec Custom design of FPGA board
111
 
111
 
112
In the beginning of the project, a custom design of FPGA interface board had been considered. This FPGA board should include PCI express interface and should sell at lower price than the trial design. It should be compatible with MLAB internal standards  which are further backward compatible with the existing or improved design of ADC modules. For a connection of FPGA board to another adapter board with PCIe we expect a use of a PCIe host interface.
112
In the beginning of the project, a custom design of FPGA interface board had been considered. This FPGA board should include PCI express interface and should sell at lower price than the trial design. It should be compatible with MLAB internal standards  which are further backward compatible with the existing or improved design of ADC modules. For a connection of FPGA board to another adapter board with PCIe we expect a use of a PCIe host interface.
113
Thunderbolt technology standard was expected to be used in this PC to PCIe module communication which further communicates with MLAB compatible FPGA module. Thunderbolt chips are currently available on the market for reasonable prices \cite[thunderbolt-chips]. However, a problem lies in the accessibility to their specifications, as they are only available for licensed users and Intel has a mass market oriented licensing policy, that makes this technology inaccessible for low quantity production. As a consequence, an external PCI Express cabling and expansion slots should be considered as a better solution, if we need to preserve standard PC as a main computational platform.
113
Thunderbolt technology standard was expected to be used in this PC to PCIe module communication which further communicates with MLAB compatible FPGA module. Thunderbolt chips are currently available on the market for reasonable prices \cite[thunderbolt-chips]. However, a problem lies in the accessibility to their specifications, as they are only available for licensed users and Intel has a mass market oriented licensing policy, that makes this technology inaccessible for low quantity production. As a consequence, an external PCI Express cabling and expansion slots should be considered as a better solution, if we need to preserve standard PC as a main computational platform.