WebSVN – svnkaklik – Diff – //dokumenty/skolni/diplomka/description.tex

-\chap Trial design
+\chap Trial design implementation
 The whole design of radioastronomy receiver digitalization unit is constructed to be used in a wide range of applications and tasks related to digitalization of signal from radioastronomy receivers. A good illustrating problem for its use is a signal digitalisation from multiple antenna arrays.
+\midinsert
+\clabel[expected-block-schematic]{Expected system block schematic}
+\picw=\pdfpagewidth \setbox0=\hbox{\inspic ./img/Coherent_UHF_SDR_receiver.png }
+\par\nobreak \vskip\wd0 \vskip-\ht0
+\centerline {\kern\ht0 \pdfsave\pdfrotate{90}\rlap{\box0}\pdfrestore}
+\caption/f Expected realisation of signal digitalisation unit.
+\endinsert
 \sec Required parameters
 We require following technical parameter, to supersede existing digitalization units solutions.
 Primarily, we need wide dynamical range and high IP3. The receiver must accept wide dynamic signals because a typical radioastronomical signal has a form of a weak signal covered by a strong man-made noise or other undesired noises as lighting, Sun emissions etc.
 \secc ADC modules design
 \midinsert
 \clabel[adcdual-preview]{Preview of designed ADCdual PCB}
-\picw=10cm \cinspic ./img/ADCdual_Top.png
+\picw=10cm \cinspic ./img/ADCdual01A_Top_Big.JPG
-\picw=10cm \cinspic ./img/ADCdual_Bottom.png
+\picw=10cm \cinspic ./img/ADCdual01A_Bottom_Big.JPG
-\caption/f Modelled previews of designed and realised PCB of ADCdual01A modules. Differential pairs routing are clearly visible.
+\caption/f Realised PCB of ADCdual01A modules. Differential pairs routing are clearly visible.
 \endinsert
 \secc ADC selection
 There exist several standard ADC signaling formats currently used in communication with FPGA.
 \secc ADC modules interface
 \midinsert
-\picw=10cm \cinspic ./img/FMC2DIFF_top.png
+\picw=10cm \cinspic ./img/FMC2DIFF_Top_Big.JPG
-\picw=10cm \cinspic ./img/FMC2DIFF_Bottom.png
+\picw=10cm \cinspic ./img/FMC2DIFF_Bottom_Big.JPG
-\caption/f Modelled prewievs of designed and realised PCB of FMC2DIFF01A module.
+\caption/f Realised PCB of FMC2DIFF01A module.
 \endinsert
 Both of the ADCdual01A modules were connected to FPGA ML605 board trough FMC2DIFF01A adapter board. The design of this adapter expects the presence of FMC LPC connector on host side and the board is, at the same time, not compatible with MLAB. It is, on the other hand, designed to meet the VITA 57 standard specifications for boards which support region 1 and region 3. VITA 57 regions are explained in the picture \ref[VITA57-regions].
 This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of designed adapter board is included in the appendix.
 \endinsert
 The interactive grabber-viewer user interface shows live oscilloscope-like time-value display for all data channels and live time-frequency scrolling display (a waterfall view) for displaying the frequency components of the grabbed signal. Signal is grabbed to file with exactly the same format, as it is described in table \ref[xillybus-interface].
-\sec Achieved parameters
+\chap Achieved parameters
 Trial design construction was tested for proper handling of sampling rates in range of 5 MSPS to 15 MSPS it should work above this limit. System works on i7 8 cores computer with Ubuntu 12.04 LTS operating system.  Data recording of input signal is impossible above sampling rates around 7 MSPS due to bottleneck at HDD speed limits, it should be resolved by use of SSD disk drive. But it is not tested in our setup.
-\secc ADC module parameters
+\sec Measured parameters
 Two prototypes of ADC modules were assembled and tested. The first prototype, labeled ADC1, has LTC2190 ADC chip populated with LT6600-5 front-end operational amplifier. It also has a 1kOhm resistors populated on inputs which give it an ability of an internal attenuation of the input signal. The value of this attenuation $A$ is described by the following formula \ref[ADC1-gain]
 \label[ADC1-gain]
 $$
   * $R_1$ - Output impedance of signal source (usually 50 Ohm).
   * $R_2$ - Value of serial resistors at operational amplifier inputs.
 \enditems
 We have $R_2 = 1000 \Omega$ and $R_1 = 50 \Omega$ which imply that $A = 0.815$. That value of A is further confirmed by the measurement.
-In our measurement setup we have H1012 Ethernet transformer connected to inputs of ADC. We have used this transformer for signal symetrization from BNC connector at Agilent 33220A signal generator. Circuit diagram of used transformer circuit is shown in picture   and circuit realization in photograph \ref[SMA2SATA-nest].
+In our measurement setup we have H1012 Ethernet transformer connected to inputs of ADC. We have used this transformer for signal symetrization from BNC connector at Agilent 33220A signal generator. Circuit diagram of used transformer circuit is shown in picture \ref[balun-circuit]  and circuit realization in photograph \ref[SMA2SATA-nest].
+\midinsert
-% doplnit schema zapojeni transformatoru.
+\clabel[balun-circuit]{Balun transformer circuit}
+\picw=10cm \cinspic ./img/SMA2SATA.pdf
+\caption/f Simplified balun transformer circuit diagram.
+\endinsert
 The signal generator Agilent 33220A which we used does not have optimal parameters for this type of dynamic range measurement. Signal distortion and spurious levels are only -70 dBc according to Agilent datasheet \cite[33220A-generator]. We have managed to measure an ADC saturation voltage of 705.7 mV (generator output) with this setup, mostly due to an impedance mismatch and uncalibrated measurement setup, with 1V ADC range selected by sense pin. This is a relatively large error, but the main result of our measurement, seen as a FFT plot shown in image \ref[ADC1-FFT], confirms $>$80 dB dynamic range at ADC module input.
 \midinsert
 \clabel[ADC1-FFT]{ADC1 sine test FFT}
 \caption/f Balun transformer circuit used for ADC parameters measurement. It is constructed from H1012 transformer salvaged from an old Ethernet card.
 \endinsert
-\chap Example of usage
+\sec Example of usage
 For additional validation of system characteristics a receiver setup has been constructed.
-\sec Basic interferometric station
+\secc Basic interferometric station
 Interferometry station was chosen to serve as the most basic experimental setup. We connected the new data acquisition system to two SDRX01B receivers. Block schematics of the setup used is shown in image \ref[block-schematic]. Two ground-plane antennae were used and mounted outside the balcony at CTU building at location 50$^\circ$ 4' 36.102'' N,  14$^\circ$ 25' 4.170'' E.
 Antennae were equipped  by LNA01A amplifiers. All coaxial cables have the same length of 5 meters. Antennae were isolated by common mode ferrite bead mounted on cable to minimise the signal coupling between antennas. Evaluation system consists of SDGPSDO local oscillator subsystem used to tune the local oscillator frequency.
 \midinsert
 \clabel[block-schematic]{Receiver block schematic}
-\picw=\pdfpagewidth \setbox0=\hbox{\inspic ./img/Coherent_UHF_SDR_receiver.png }
+\picw=\pdfpagewidth \setbox0=\hbox{\inspic ./img/Basic_interferometer.png }
 \par\nobreak \vskip\wd0 \vskip-\ht0
 \centerline {\kern\ht0 \pdfsave\pdfrotate{90}\rlap{\box0}\pdfrestore}
 \caption/f Complete receiver block schematic of dual antenna interferometric station.
 \endinsert
 \endinsert
 For the simplest demonstration of phase difference between antennae, we have analysed part of the signal by complex conjugate multiplication between channels. Results of this analysis can be seen in the following picture \ref[phase-difference]. Points of the selected part of signal create a clear vector, which illustrates the presence of the phase difference.
-%\sec Simple passive Doppler radar
+\secc Simple passive Doppler radar
+% doplnit popis
+\secc Simple polarimeter station
-%\sec Simple polarimeter station
+% doplnit popis
 \chap Proposition of the final system
 The construction of a final system, that is supposed to be employed for real radioastronomy observations will be described in this chapter. It is mainly a theoretical analysis of the data handling systems. Realization of the described ideas might be possible as a part of our future development after we fully evaluate and test the current trial design.
 A new GPU development board NVIDIA K1, shown in the following picture \ref[img-NVIDIA-K1], has recently been released. These boards are intended to be used in fields including computer vision, robotics, medicine, security or automotive industry. They have good parameters for signal processing for a relatively low price of 192 USD.  Unfortunately, they are currently only in pre-order release stage (in April 2014).
 \midinsert
 \clabel[img-NVIDIA-K1]{NVIDIA Jetson TK1 Development Kit}
 \picw=15cm \cinspic ./img/Jetson_TK1_575px.jpg
-\caption/f The NVIDIA Jetson TK1 Development Kit \url{https://developer.nvidia.com/jetson-tk1}.
+\caption/f The NVIDIA Jetson TK1 Development Kit \cite[nvidia-k1].
 \endinsert
 NVIDIA board differs from other boards in its category by a presence of PCI Experess connector. If we decide to use this development board in our radio astronomy digitalisation system, the PCI express  should be used for FPGA connection. A new FPGA board with PCI Express  direct PCB connector
 % doplnit popis pripojeni FPGA desky s HDMI Kabelem.

Subversion Repositories svnkaklik

(root)//dokumenty/skolni/diplomka/description.tex – Rev 1131 → 1132