| Line 124... |
Line 124... |
| 124 |
|
124 |
|
| 125 |
All parts in this category are compatible with one board layout. Main differences lay in the sampling frequency and signal to noise ratio, with the slowest having a maximum sampling frequency of 20 MHz. However all of them have a minimal sampling frequency of 5 MSPS and all are configurable over a serial interface (SPI). SPI seems to be a standard interface used in high-end ADC chips made by the largest manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..).
|
125 |
All parts in this category are compatible with one board layout. Main differences lay in the sampling frequency and signal to noise ratio, with the slowest having a maximum sampling frequency of 20 MHz. However all of them have a minimal sampling frequency of 5 MSPS and all are configurable over a serial interface (SPI). SPI seems to be a standard interface used in high-end ADC chips made by the largest manufacturers (Analog Devices, Linear technology, Texas instruments, Maxim integrated..).
|
| 126 |
|
126 |
|
| 127 |
\secc ADC modules interface
|
127 |
\secc ADC modules interface
|
| 128 |
|
128 |
|
| 129 |
Both of the ADCdual01A modules were connected to FPGA ML605 board trough FMC2DIFF01A adapter board. The design of this adapter module expects the presence of FMC LPC connector and the board is, at the same time, not compatible with MLAB. It is, on the other hand, designed to meet the VITA 57 standard specifications for boards which support zone 1 and zone 3.
|
129 |
Both of the ADCdual01A modules were connected to FPGA ML605 board trough FMC2DIFF01A adapter board. The design of this adapter module expects the presence of FMC LPC connector and the board is, at the same time, not compatible with MLAB. It is, on the other hand, designed to meet the VITA 57 standard specifications for boards which support region 1 and region 3. VITA 57 regions are explained in the picture \ref[VITA57-regions].
|
| 130 |
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of this adapter board is included in the appendix.
|
130 |
This industry standard guarantees the compatibility with other FPGA boards that have FMC LPC connectors for Mezzanine Card. Schematic diagram of this adapter board is included in the appendix.
|
| 131 |
|
131 |
|
| 132 |
The primary purpose of the PCB is to enable the connection of ADC modules located outside the PC case. (In PC box analog circuits cannot be realised without the use of massive RFI mitigation techniques).
|
132 |
The primary purpose of the PCB is to enable the connection of ADC modules located outside the PC case. (In PC box analog circuits cannot be realised without the use of massive RFI mitigation techniques).
|
| 133 |
Differential signalling connectors should be used for conducting digital signal over relatively long cables. The signal integrity sensitive links (clocks) are equipped with output driver and translator to LVPECL logic for better signal transmission quality.
|
133 |
Differential signalling connectors should be used for conducting digital signal over relatively long cables. The signal integrity sensitive links (clocks) are equipped with output driver and translator to LVPECL logic for better signal transmission quality.
|
| 134 |
|
134 |
|
| 135 |
\midinsert
|
135 |
\midinsert
|
| 136 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
136 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
| 137 |
\caption/f FPGA ML605 development board.
|
137 |
\caption/f FPGA ML605 development board.
|
| 138 |
\endinsert
|
138 |
\endinsert
|
| 139 |
|
139 |
|
| - |
|
140 |
\midinsert
|
| - |
|
141 |
\clabel[VITA57-regions]{VITA57 board geometry}
|
| - |
|
142 |
\picw=10cm \cinspic ./img/VITA57_regions.png
|
| - |
|
143 |
\caption/f Definition of VITA57 regions.
|
| - |
|
144 |
\endinsert
|
| - |
|
145 |
|
| 140 |
Several SATA connectors and two miniSAS connectors are populated on this board. This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter.
|
146 |
Several SATA connectors and two miniSAS connectors are populated on this board. This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter.
|
| 141 |
|
147 |
|
| 142 |
Signal configuration used in our trial design is described in the following tables.
|
148 |
Signal configuration used in our trial design is described in the following tables.
|
| 143 |
|
149 |
|
| 144 |
|
150 |
|