Subversion Repositories svnkaklik

Rev

Rev 1103 | Rev 1105 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1103 Rev 1104
Line 152... Line 152...
152 
\caption/f Definition of VITA57 regions.
 152 
\caption/f Definition of VITA57 regions.
153 
\endinsert
 153 
\endinsert
154 
 
 154 
 
155 
Several SATA connectors and two miniSAS connectors are populated on this board.  This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter.
155 
Several SATA connectors and two miniSAS connectors are populated on this board.  This set of connectors allows a connection of any number of ADC modules within the range of 1 to 8. ADC data outputs should be connected to the miniSAS connectors, while other supporting signals should be routed directly to SATA connectors on adapter.
156 
 
 156 
 
157 
Signal configuration used in our trial design is described in the following tables.
157 
Differential pairs routed on PCB are not matched for lenghts. Althought inter differential pairs
- 
 
 158 
 
158 
 
 159 
 
159 
 
 160 
 
- 
 
 161 
Signal configuration used in our trial design is described in the following tables.
- 
 
 162 
 
160 
\secc Output data format
 163 
\secc Output data format
161 
 
 164 
 
162 
\midinsert
 165 
\midinsert
163 
\ctable {clllllllll}{
 166 
\ctable {clllllllll}{
164 
\hfil
 167 
\hfil
Line 238... Line 241...
238 
\enditems
 241 
\enditems
239 
 
 242 
 
240 
Both images confirms that ADC modules have input dynamical range 80 dB at least.
243 
Both images confirms that ADC modules have input dynamical range 80 dB at least.
241 
 
 244 
 
242 
 
 245 
 
- 
 
 246 
 
- 
 
 247 
ADCdual01A module has several digital data output formats
- 
 
 248 
\begitems
- 
 
 249 
    * 1-lane mode
- 
 
 250 
\enditems
- 
 
 251 
 
- 
 
 252 
All of these modes are supported by module design. For discused data aquisition system the 1-lane mode was selected. 1-lane mode allows minimal number of diff pais between ADCdual01A and FPGA.
- 
 
 253 
 
- 
 
 254 
ADCdual01A parameters can be set either by jupmper setup (refered as parallel pragramming  in device's datasheet) or by SPI interface. SPI interface has been selected for our system, because papralel programming lacks of option of test pattern output setup.
- 
 
 255 
 
243 
\chap Example of usage
 256 
\chap Example of usage
244 
 
 257 
 
245 
%\sec Simple polarimeter station
 258 
%\sec Simple polarimeter station
246
259
247 
\sec Basic interferometer station
 260 
\sec Basic interferometer station