| Line 28... |
Line 28... |
| 28 |
|
28 |
|
| 29 |
MiniSAS connector was chosen as the best for use in connection multiple ADC modules. This miniSAS connector is compatible with existing SATA cabling system. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems.
|
29 |
MiniSAS connector was chosen as the best for use in connection multiple ADC modules. This miniSAS connector is compatible with existing SATA cabling system. Translation between SATA and miniSAS is achieved by SAS to SATA adapter cable. This cable is used in servers to connecting SAS controller to multiple SATA hard disc in RAID systems.
|
| 30 |
|
30 |
|
| 31 |
\secc Design of ADC modules
|
31 |
\secc Design of ADC modules
|
| 32 |
|
32 |
|
| 33 |
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad.
|
33 |
For PCB layout KiCAD design suite was used. Used version has the CERN Push \& Shove routing capability integrated but was slightly unstable and sometimes falls on exception during routing. Design must be often saved due to this stability issues. But Open-source KiCAD works well compared to commercial solutions as MentorGraphics PADS or Cadence Orcad. And much better than widely used Eagle software.
|
| 34 |
|
- |
|
| 35 |
|
34 |
|
| - |
|
35 |
New PCB footprints must be designed for FMC, SATA a and miniSAS connectors. These new footprints were committed to KiCAD github library repository. They are now publicly accessible from official
|
| 36 |
|
36 |
|
| 37 |
|
37 |
|
| 38 |
\secc ADC modules interface
|
38 |
\secc ADC modules interface
|
| 39 |
|
39 |
|
| 40 |
All two ADCdual01A modules was connected to FPGA ML605 board trough
|
40 |
All two ADCdual01A modules was connected to FPGA ML605 board trough
|
| 41 |
|
41 |
|
| 42 |
|
- |
|
| 43 |
\midinsert
|
42 |
\midinsert
|
| 44 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
43 |
\picw=10cm \cinspic ./img/ML605-board.jpg
|
| 45 |
\caption/f Used FPGA ML605 development board.
|
44 |
\caption/f Used FPGA ML605 development board.
|
| 46 |
\endinsert
|
45 |
\endinsert
|
| 47 |
|
46 |
|
| 48 |
|
- |
|
| 49 |
|
- |
|
| 50 |
\secc Output data format
|
47 |
\secc Output data format
|
| 51 |
|
48 |
|
| 52 |
\midinsert
|
49 |
\midinsert
|
| 53 |
\ctable {cccccccccc}{
|
50 |
\ctable {cccccccccc}{
|
| 54 |
\hfil
|
51 |
\hfil
|