Subversion Repositories svnkaklik

Rev

Rev 1078 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1078 Rev 1080
Line 103... Line 103...
103 
 
 103 
 
104 
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal.
104 
Interactive graber wiewer user interface shows live osciloscope-like time-value display for all data channels and live time-frequency scrolling display (waterfall wiev) for displaying frequency components of grabbed signal.
105 
 
 105 
 
106 
\secc ADC module parameters
 106 
\secc ADC module parameters
107 
 
 107 
 
- 
 
 108 
Two pieces of ADC module design were realised and tested first piece denoted as ADC1 has LTC21190
- 
 
 109 
ADC chip populated with LT660015 front-end operational apmlifier. This ADC1 module has 1kOhm resistors populated on inputs which gives to module internal attenuation of input signal. Value of this attenuation is described by formula
- 
 
 110 
 
108 
LTC21190
 111 
\midinsert
- 
 
 112 
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
- 
 
 113 
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
109 
660015
 114 
\endinsert
- 
 
 115 
 
110 
1k
 116 
T
111 
 
 117 
 
112 
ADC1 CH1  maximal input 705.7 mV
 118 
ADC1 CH1  maximal input 705.7 mV
113 
 
 119 
 
- 
 
 120 
 
- 
 
 121 
\midinsert
- 
 
 122 
\picw=15cm \cinspic ./img/screenshots/ADC1_CH2_FFT.png
- 
 
 123 
\caption/f Sine signal from ADC1 module with LTC21190 and LT6600-5 devices.
- 
 
 124 
\endinsert
- 
 
 125 
 
114 
LTC2271
 126 
LTC2271
115 
6600125
 127 
6600125
116 
1k
 128 
1k
117 
ADC2 CH1 maximal input 380 mV
 129 
ADC2 CH1 maximal input 380 mV
118 
 
 130 
 
119 
 
 131 
 
120 
\sec Future improvements
 - 
 
121 
 
 - 
 
122 
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.
- 
 
123 
 
 - 
 
124 
 
 - 
 
125 
%\chap Example of usage
 132 
%\chap Example of usage
126 
 
 133 
 
127 
%\sec Simple polarimeter station
 134 
%\sec Simple polarimeter station
128
135
129 
%\sec Basic interferometer station
 136 
%\sec Basic interferometer station
Line 144... Line 151...
144 
 
 151 
 
145 
 
 152 
 
146 
\chap Conclusion
153 
\chap Conclusion
147 
 
 154 
 
148 
Special design of scalable data-aquisition system was proposed. This system has parameters
155 
Special design of scalable data-aquisition system was proposed. This system has parameters
- 
 
 156 
 
- 
 
 157 
\sec Possible future improvements
- 
 
 158 
 
- 
 
 159 
Several ADC module imperfections such as useless separation of FRAME and DCO signal to two connectors should be mitigated. And this two signals should be merged to one SATA connector. This modification removes one redundant SATA cable between analog to digital converter nest and between computational unit nest.