Subversion Repositories svnkaklik

Rev

Rev 1096 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1096 Rev 1098
Line 2... Line 2...
2
 
2
 
3
The whole design of radioastronomy receiver digitalization unit is constructed to be used in a wide range of applications and tasks related to digitalisation of signal from radioastronomy receivers. A good illustrating problem for its use is a signal digitalisation from multiple antenna arrays. This design will eventually become a part of MLAB Advanced Radio Astronomy System. 
3
The whole design of radioastronomy receiver digitalization unit is constructed to be used in a wide range of applications and tasks related to digitalisation of signal from radioastronomy receivers. A good illustrating problem for its use is a signal digitalisation from multiple antenna arrays. This design will eventually become a part of MLAB Advanced Radio Astronomy System. 
4
 
4
 
5
\sec Required parameters
5
\sec Required parameters
6
 
6
 
7
Wide dynamical range and high 3 intercept points are desired. The receiver must accept wide dynamic signals because a typical radioastronomical signal has a form of a weak signal covered by a strong man-made noise.    
7
Wide dynamical range and high IP3 are desired. The receiver must accept wide dynamic signals because a typical radioastronomical signal has a form of a weak signal covered by a strong man-made noise.    
-
 
8
 
-
 
9
Summary of main required parameters follows 
8
 
10
 
9
\begitems
11
\begitems
10
  * Dynamical range better than 80 dB
12
  * Dynamical range better than 80 dB
11
  * Phase stability between channels 
13
  * Phase stability between channels 
12
  * Noise (all types)
14
  * Noise (all types)
13
  * Sampling jitter better than 100 metres
15
  * Sampling jitter better than 100 metres
-
 
16
  * Support for any number of receivers in range 1 to 8
14
\enditems
17
\enditems
15
 
18
 
16
 
-
 
17
 
-
 
18
\sec Sampling frequency
19
\sec Sampling frequency
19
 
20
 
20
Sampling frequency is limited by the technical constrains in the trial design. This parameter is especially limited by the sampling frequencies of analog-to-digital conversion chips available on the market. Combination of the required parameters -- dynamic range requiring at least 16bit and a minimum sampling frequency of 1 MSPS leads to need of high end ADC chips which does not support such low sampling frequencies at all. Their minimum sampling frequency is 5 MSPS.  
21
Sampling frequency is limited by the technical constrains in the trial design. This parameter is especially limited by the sampling frequencies of analog-to-digital conversion chips available on the market and interface bandwidth. Combination of the required parameters -- dynamic range requiring at least 16bit and a minimum sampling frequency of 1 MSPS leads to need of high end ADC chips which does not support such low sampling frequencies at all. Their minimum sampling frequency is 5 MSPS.
-
 
22
 
-
 
23
We calculate minimum data bandwidth data rate for eight receivers, 2 bytes per sample and 5MSPS as $8 * 2 * 5e6 = 80$ MiB/s. Such data rate is at the limit of real writing speed o classical HDD and it is almost double of real bandwidth of USB 2.0 interface. 
-
 
24
 
-
 
25
 
21
 
26
 
22
\sec System scalability
27
\sec System scalability
23
 
28
 
24
For analogue channels scalability, special parameters of ADC modules are required. Ideally, there should be a separate output for each I/Q channel in ADC module. ADC module must also have separate inputs for sampling and data output clocks. These parameters allow for conduction at relatively low digital data rates. As a result, the digital signal can be conducted even through long wires. 
29
For analogue channels scalability, special parameters of ADC modules are required. Ideally, there should be a separate output for each analogue channel in ADC module. ADC module must also have separate outputs for frames and data output clocks. These parameters allow for conduction at relatively low digital data rates. As a result, the digital signal can be conducted even through long wires. 
25
 
30
 
26
Clock signal will be handled distinctively in our scalable design. Selected ADC chip are guaranteed to have defined clock skew between sampling and data output clock. This allows taking data and frame clocks from the first ADC module only. The rest of the data and frame clocks from other ADC modules can be measured for diagnostic purposes (failure detection, jitter measurement etc.).
31
Clock signal will be handled distinctively in our scalable design. Selected ADC chip are guaranteed to have defined clock skew between sampling and data output clock. This allows taking data and frame clocks from the first ADC module only. The rest of the data and frame clocks from other ADC modules can be measured for diagnostic purposes (failure detection, jitter measurement etc.).
27
 
32
 
28
This system concept allows for scalability, that is technically limited by a number of differential signals on host side and its computational power.  There is another advantage of scalable data acquisition system -- an economic one. Observatories or end users can make a choice of how much money are they willing to spent on radioastronomy receiver system. This freedom of choice is especially useful for science sites without previous experience in radioastronomy observations.     
33
This system concept allows for scalability, that is technically limited by a number of differential signals on host side and its computational power.  There is another advantage of scalable data acquisition system -- an economic one. Observatories or end users can make a choice of how much money are they willing to spent on radioastronomy receiver system. This freedom of choice is especially useful for science sites without previous experience in radioastronomy observations.     
29
 
34
 
Line 49... Line 54...
49
We have used a centralised topology as a basis for frequency synthesis. One precise high-frequency and low-jitter digital oscillator has been used, while other working frequencies have been derived from it by the division of its signal. This central oscillator has a software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design has been developed in parallel to this diploma thesis as a related project, but it is not explicitly required by the diploma thesis.}
54
We have used a centralised topology as a basis for frequency synthesis. One precise high-frequency and low-jitter digital oscillator has been used, while other working frequencies have been derived from it by the division of its signal. This central oscillator has a software defined GPS disciplined control loop for frequency stabilisation.\fnote{\url{http://wiki.mlab.cz/doku.php?id=en:gpsdo} SDGPSDO design has been developed in parallel to this diploma thesis as a related project, but it is not explicitly required by the diploma thesis.}
50
We have used methods of frequency monitoring compensation in order to meet modern requirements on radioastronomy equipment which needs precise frequency and phase stability over a wide scale for effective radioastronomy imaging. 
55
We have used methods of frequency monitoring compensation in order to meet modern requirements on radioastronomy equipment which needs precise frequency and phase stability over a wide scale for effective radioastronomy imaging. 
51
 
56
 
52
Every ADC module will be directly connected to CLKHUB02A module which takes sampling clock signal delivered by FPGA from main local oscillator.  This signal should use high quality differential signalling cable -- we should use SATA cable for this purpose. 
57
Every ADC module will be directly connected to CLKHUB02A module which takes sampling clock signal delivered by FPGA from main local oscillator.  This signal should use high quality differential signalling cable -- we should use SATA cable for this purpose. 
53
 
58
 
-
 
59
GPSDO design included in data acquisition system has special feature -- generates time marks for precise time-stamping of received signal. Timestamps are created by disabling of local oscillator for 100 us as result rectangle click in input signal is created which appears as horizontal line in spectrogram.   
-
 
60
Timestamps should be seen in image \ref[meteor-reflection] (above and below meteor reflection).
-
 
61
 
-
 
62
Time-marking should be improved in future by digitalisation GPS signal directly with dedicated ADC channel.  Datafile then consists samples from channels of radio-astronomy receivers along with GPS signal containing precise time information. 
-
 
63
 
54
\secc Signal cable connectors 
64
\secc Signal cable connectors 
55
 
65
 
56
Several widely used and commercially easily accessible differential connectors were considered to be use in our design. 
66
Several widely used and commercially easily accessible differential connectors were considered to be use in our design. 
57
 
67
 
58
\begitems
68
\begitems
Line 206... Line 216...
206
6600125
216
6600125
207
1k
217
1k
208
ADC2 CH1 maximal input 380 mV
218
ADC2 CH1 maximal input 380 mV
209
 
219
 
210
 
220
 
-
 
221
$$
-
 
222
D.R. = N * b * 
-
 
223
$$
-
 
224
 
-
 
225
Where is 
-
 
226
\begitems
-
 
227
  * N - number of receivers
-
 
228
  * Mi
-
 
229
\enditems
-
 
230
 
-
 
231
 
-
 
232
 
211
%\chap Example of usage
233
\chap Example of usage
212
 
234
 
213
%\sec Simple polarimeter station
235
%\sec Simple polarimeter station
214
    
236
    
215
%\sec Basic interferometer station
237
\sec Basic interferometer station
-
 
238
 
-
 
239
For system evaluation basic interferometry station was constructed.
-
 
240
 
-
 
241
\midinsert
-
 
242
\clabel[meteor-reflection]{Meteor reflection}
-
 
243
\picw=10cm \cinspic ./img/screenshots/observed_meteor.png
-
 
244
\caption/f Meteor reflection received by evaluation setup.
-
 
245
\endinsert
-
 
246
 
-
 
247
\midinsert
-
 
248
\clabel[phase-phase-difference]{Phase difference}
-
 
249
\picw=10cm \cinspic ./img/screenshots/phase_difference.png
-
 
250
\caption/f Demonstration of phase difference between antennas.
-
 
251
\endinsert
-
 
252
 
-
 
253
 
-
 
254
\midinsert
-
 
255
\clabel[block-schematic]{Receiver block schematic}
-
 
256
\picw=10cm \cinspic ./img/Coherent_UHF_SDR_receiver.png
-
 
257
\caption/f Complete receiver block schematic of dual antenna interferometric station.
-
 
258
\endinsert
-
 
259
 
216
 
260
 
217
%\sec Simple passive Doppler radar
261
%\sec Simple passive Doppler radar
218
 
262
 
219
\chap Proposed final system
263
\chap Proposed final system
220
 
264