Subversion Repositories svnkaklik

Rev

Rev 1073 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1073 Rev 1077
Line 4... Line 4...
4
\Xpage{-3}
4
\Xpage{-3}
5
\Xpage{-4}
5
\Xpage{-4}
6
\Xpage{-5}
6
\Xpage{-5}
7
\Xpage{-6}
7
\Xpage{-6}
8
\Xpage{1}
8
\Xpage{1}
9
\Xchap{1}{Testing construction }{1}
9
\Xchap{1}{Introduction }{1}
-
 
10
\Xsec{1.1}{Current radioastronomy problems }{1}
-
 
11
\Xsec{1.2}{Typical Radio astronomy receiver }{1}
10
\Xsec{1.1}{Required parameters }{1}
12
\Xsec{1.3}{Requirements }{1}
11
\Xsec{1.2}{System description }{1}
13
\Xsecc{1.3.1}{Sensitivity }{1}
12
\Xsecc{1.2.1}{Design of ADC modules }{1}
14
\Xsecc{1.3.2}{Dynamic range }{1}
13
\Xsecc{1.2.2}{ADC modules interface }{1}
15
\Xsecc{1.3.3}{Bandwidth }{1}
14
\Xsecc{1.2.3}{Output data format }{1}
16
\Xsec{1.4}{System requirements }{1}
15
\Xpage{2}
17
\Xpage{2}
-
 
18
\Xchap{2}{Testing construction }{2}
16
\Xsec{1.3}{Achieved parameters }{2}
19
\Xsec{2.1}{Required parameters }{2}
17
\Xsecc{1.3.1}{Data reading and recording }{2}
20
\Xsec{2.2}{Sampling frequency }{2}
-
 
21
\Xsec{2.3}{System scalability }{2}
18
\Xpage{3}
22
\Xpage{3}
-
 
23
\Xsecc{2.3.1}{Differential signalling }{3}
-
 
24
\Xsecc{2.3.2}{Phase matching }{3}
-
 
25
\Xpage{4}
-
 
26
\Xsec{2.4}{System description }{4}
-
 
27
\Xsecc{2.4.1}{Frequency synthesis }{4}
-
 
28
\Xfnote
-
 
29
\Xsecc{2.4.2}{Signal connectors }{4}
-
 
30
\Xsecc{2.4.3}{Design of ADC modules }{4}
-
 
31
\Xpage{5}
-
 
32
\Xsecc{2.4.4}{ADC modules interface }{5}
-
 
33
\Xpage{6}
-
 
34
\Xsecc{2.4.5}{Output data format }{6}
-
 
35
\Xsec{2.5}{Achieved parameters }{6}
-
 
36
\Xsecc{2.5.1}{Data reading and recording }{6}
-
 
37
\Xpage{7}
-
 
38
\Xsec{2.6}{Future improvements }{7}
-
 
39
\Xpage{8}
-
 
40
\Xchap{3}{Proposed final system }{8}
-
 
41
\Xsec{3.1}{Custom design of FPGA board }{8}
-
 
42
\Xsec{3.2}{Parralella board computer }{8}
-
 
43
\Xsec{3.3}{GPU based computational system }{8}
-
 
44
\Xpage{9}
-
 
45
\Xchap{4}{Conclusion }{9}
-
 
46
\Xpage{11}
-
 
47
\Xchap{A}{Circuit diagram of ADCdual01A module }{11}
-
 
48
\Xpage{12}
-
 
49
\Xchap{B}{Circuit diagram of FMC2DIFF module }{12}