Subversion Repositories svnkaklik

Rev

Rev 1085 | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1085 Rev 1086
Line 17... Line 17...
17 
\Xsec{1.3}{Current radioastronomy problems }{2}
 17 
\Xsec{1.3}{Current radioastronomy problems }{2}
18 
\Xpage{3}
 18 
\Xpage{3}
19 
\Xchap{2}{Testing construction }{3}
 19 
\Xchap{2}{Testing construction }{3}
20 
\Xsec{2.1}{Required parameters }{3}
 20 
\Xsec{2.1}{Required parameters }{3}
21 
\Xsec{2.2}{Sampling frequency }{3}
 21 
\Xsec{2.2}{Sampling frequency }{3}
22 
\Xsec{2.3}{System scalability }{3}
 - 
 
23 
\Xpage{4}
 22 
\Xpage{4}
- 
 
 23 
\Xsec{2.3}{System scalability }{4}
24 
\Xsecc{2.3.1}{Differential signalling }{4}
 24 
\Xsecc{2.3.1}{Differential signalling }{4}
25 
\Xsecc{2.3.2}{Phase matching }{4}
 - 
 
26 
\Xpage{5}
 25 
\Xpage{5}
- 
 
 26 
\Xsecc{2.3.2}{Phase matching }{5}
27 
\Xsec{2.4}{System description }{5}
 27 
\Xsec{2.4}{System description }{5}
28 
\Xsecc{2.4.1}{Frequency synthesis }{5}
 28 
\Xsecc{2.4.1}{Frequency synthesis }{5}
29 
\Xfnote
 29 
\Xfnote
30 
\Xsecc{2.4.2}{Signal connectors }{5}
 30 
\Xsecc{2.4.2}{Signal cable connectors }{5}
31 
\Xpage{6}
 31 
\Xpage{6}
- 
 
 32 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
- 
 
 33 
\Xlabel{img-miniSAS-cable}{2.1}
32 
\Xsecc{2.4.3}{Design of ADC modules }{6}
 34 
\Xsecc{2.4.3}{Signal integrity requirements }{6}
33 
\Xpage{7}
 35 
\Xpage{7}
- 
 
 36 
\Xsecc{2.4.4}{Design of ADC modules }{7}
34 
\Xsecc{2.4.4}{ADC selection }{7}
 37 
\Xsecc{2.4.5}{ADC selection }{7}
35 
\Xpage{8}
 38 
\Xpage{8}
- 
 
 39 
\Xtab{ADC-types}{2.1}{Available ADC types}
- 
 
 40 
\Xlabel{ADC-types}{2.1}
36 
\Xsecc{2.4.5}{ADC modules interface }{8}
 41 
\Xsecc{2.4.6}{ADC modules interface }{8}
37 
\Xpage{9}
 42 
\Xpage{9}
38 
\Xsecc{2.4.6}{Output data format }{9}
 43 
\Xsecc{2.4.7}{Output data format }{9}
39 
\Xsec{2.5}{Achieved parameters }{9}
 44 
\Xsec{2.5}{Achieved parameters }{9}
40 
\Xsecc{2.5.1}{Data reading and recording }{9}
 - 
 
41 
\Xsecc{2.5.2}{ADC module parameters }{9}
 - 
 
42 
\Xpage{10}
 45 
\Xpage{10}
- 
 
 46 
\Xsecc{2.5.1}{Data reading and recording }{10}
- 
 
 47 
\Xsecc{2.5.2}{ADC module parameters }{10}
43 
\Xpage{11}
 48 
\Xpage{11}
44 
\Xpage{12}
 49 
\Xpage{12}
45 
\Xpage{13}
 50 
\Xpage{13}
46 
\Xchap{3}{Proposed final system }{13}
 51 
\Xchap{3}{Proposed final system }{13}
47 
\Xsec{3.1}{Custom design of FPGA board }{13}
 52 
\Xsec{3.1}{Custom design of FPGA board }{13}
48 
\Xsec{3.2}{Parralella board computer }{13}
 53 
\Xsec{3.2}{Parralella board computer }{13}
49 
\Xsec{3.3}{GPU based computational system }{13}
 - 
 
50 
\Xpage{14}
 54 
\Xpage{14}
51 
\Xchap{4}{Conclusion }{14}
 55 
\Xsec{3.3}{GPU based computational system }{14}
52 
\Xsec{4.1}{Possible future improvements }{14}
 56 
\Xfig{img-NVIDIA-K1}{3.1}{NVIDIA Jetson TK1 Development Kit}
- 
 
 57 
\Xlabel{img-NVIDIA-K1}{3.1}
53 
\Xpage{15}
 58 
\Xpage{15}
- 
 
 59 
\Xchap{4}{Conclusion }{15}
- 
 
 60 
\Xsec{4.1}{Possible future improvements }{15}
- 
 
 61 
\Xpage{17}
54 
\Xchap{A}{Circuit diagram of ADCdual01A module }{15}
 62 
\Xchap{A}{Circuit diagram of ADCdual01A module }{17}
55 
\Xpage{16}
 63 
\Xpage{18}
56 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{16}
 64 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{18}
- 
 
 65 
\Xpage{19}
- 
 
 66 
\Xpage{20}
- 
 
 67 
\Xpage{21}
- 
 
 68 
\Xpage{22}