Subversion Repositories svnkaklik

Rev

Rev 1090 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log

Rev 1090 Rev 1092
Line 15... Line 15...
15 
\Xsec{1.3}{Required receiver parameters }{3}
 15 
\Xsec{1.3}{Required receiver parameters }{3}
16 
\Xsecc{1.3.1}{Sensitivity and noise number }{3}
 16 
\Xsecc{1.3.1}{Sensitivity and noise number }{3}
17 
\Xsecc{1.3.2}{Dynamic range }{3}
 17 
\Xsecc{1.3.2}{Dynamic range }{3}
18 
\Xsecc{1.3.3}{Bandwidth }{3}
 18 
\Xsecc{1.3.3}{Bandwidth }{3}
19 
\Xpage{4}
 19 
\Xpage{4}
20 
\Xchap{2}{Testing construction }{4}
 20 
\Xchap{2}{Trial design }{4}
21 
\Xsec{2.1}{Required parameters }{4}
 21 
\Xsec{2.1}{Required parameters }{4}
22 
\Xsec{2.2}{Sampling frequency }{4}
 22 
\Xsec{2.2}{Sampling frequency }{4}
23 
\Xsec{2.3}{System scalability }{4}
 23 
\Xsec{2.3}{System scalability }{4}
24 
\Xpage{5}
 24 
\Xpage{5}
25 
\Xsecc{2.3.1}{Differential signalling }{5}
 25 
\Xsecc{2.3.1}{Differential signalling }{5}
26 
\Xsecc{2.3.2}{Phase matching }{5}
 26 
\Xsecc{2.3.2}{Phase matching }{5}
27 
\Xsec{2.4}{System description }{5}
 27 
\Xsec{2.4}{System description }{5}
28 
\Xsecc{2.4.1}{Frequency synthesis }{5}
 28 
\Xsecc{2.4.1}{Frequency synthesis }{5}
29 
\Xfnote
 29 
\Xfnote
30 
\Xsecc{2.4.2}{Signal cable connectors }{5}
 - 
 
31 
\Xpage{6}
 30 
\Xpage{6}
- 
 
 31 
\Xsecc{2.4.2}{Signal cable connectors }{6}
32 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
 32 
\Xfig{img-miniSAS-cable}{2.1}{Used miniSAS cable}
33 
\Xlabel{img-miniSAS-cable}{2.1}
 33 
\Xlabel{img-miniSAS-cable}{2.1}
34 
\Xsecc{2.4.3}{Signal integrity requirements }{6}
 34 
\Xsecc{2.4.3}{Signal integrity requirements }{6}
35 
\Xsecc{2.4.4}{Design of ADC modules }{6}
 35 
\Xsecc{2.4.4}{Design of ADC modules }{6}
36 
\Xpage{7}
 36 
\Xpage{7}
Line 38... Line 38...
38 
\Xtab{ADC-types}{2.1}{Available ADC types}
 38 
\Xtab{ADC-types}{2.1}{Available ADC types}
39 
\Xlabel{ADC-types}{2.1}
 39 
\Xlabel{ADC-types}{2.1}
40 
\Xpage{8}
 40 
\Xpage{8}
41 
\Xsecc{2.4.6}{ADC modules interface }{8}
 41 
\Xsecc{2.4.6}{ADC modules interface }{8}
42 
\Xsecc{2.4.7}{Output data format }{8}
 42 
\Xsecc{2.4.7}{Output data format }{8}
43 
\Xsec{2.5}{Achieved parameters }{8}
 - 
 
44 
\Xpage{9}
 43 
\Xpage{9}
- 
 
 44 
\Xsec{2.5}{Achieved parameters }{9}
45 
\Xsecc{2.5.1}{Data reading and recording }{9}
 45 
\Xsecc{2.5.1}{Data reading and recording }{9}
46 
\Xsecc{2.5.2}{ADC module parameters }{9}
 46 
\Xsecc{2.5.2}{ADC module parameters }{9}
47 
\Xpage{10}
 47 
\Xpage{10}
48 
\Xpage{11}
 48 
\Xpage{11}
49 
\Xpage{12}
 49 
\Xpage{12}
Line 52... Line 52...
52 
\Xsec{3.2}{Parralella board computer }{12}
 52 
\Xsec{3.2}{Parralella board computer }{12}
53 
\Xsec{3.3}{GPU based computational system }{12}
 53 
\Xsec{3.3}{GPU based computational system }{12}
54 
\Xpage{13}
 54 
\Xpage{13}
55 
\Xfig{img-NVIDIA-K1}{3.1}{NVIDIA Jetson TK1 Development Kit}
 55 
\Xfig{img-NVIDIA-K1}{3.1}{NVIDIA Jetson TK1 Development Kit}
56 
\Xlabel{img-NVIDIA-K1}{3.1}
 56 
\Xlabel{img-NVIDIA-K1}{3.1}
57 
\Xpage{14}
 - 
 
58 
\Xchap{4}{Conclusion }{14}
 - 
 
59 
\Xsec{4.1}{Possible future improvements }{14}
 - 
 
60 
\Xpage{15}
 57 
\Xpage{15}
61 
\Xchap{A}{Circuit diagram of ADCdual01A module }{15}
 58 
\Xchap{A}{Circuit diagram of ADCdual01A module }{15}
62 
\Xpage{16}
 59 
\Xpage{16}
63 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{16}
 60 
\Xchap{B}{Circuit diagram of FMC2DIFF module }{16}
64 
\Xpage{17}
 61 
\Xpage{17}